5秒后页面跳转
13715-801 PDF预览

13715-801

更新时间: 2024-09-15 14:38:59
品牌 Logo 应用领域
AMI 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
10页 304K
描述
Clock Generator, 500MHz, CMOS, PDSO28, 0.300 INCH, SOIC-28

13715-801 技术参数

生命周期:Transferred包装说明:0.300 INCH, SOIC-28
Reach Compliance Code:unknown风险等级:5.74
Is Samacsys:NJESD-30 代码:R-PDSO-G28
长度:17.9 mm端子数量:28
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:500 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE主时钟/晶体标称频率:27 MHz
认证状态:Not Qualified座面最大高度:2.65 mm
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:7.5 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

13715-801 数据手册

 浏览型号13715-801的Datasheet PDF文件第2页浏览型号13715-801的Datasheet PDF文件第3页浏览型号13715-801的Datasheet PDF文件第4页浏览型号13715-801的Datasheet PDF文件第5页浏览型号13715-801的Datasheet PDF文件第6页浏览型号13715-801的Datasheet PDF文件第7页 
FS71429-01  
Programmable 1-PLL LVPECL Clock Generator IC  
1.0 Features  
2.0 Description  
The FS71429 is a general purpose programmable CMOS  
clock generator IC designed to minimize cost and com-  
ponent count in a variety of high speed electronic sys-  
tems. Both serial and parallel programming interfaces are  
provided.  
Single Phase Lock Loop with programmable  
Feedback and Post Dividers  
Differential 3.3V LVPECL output drive  
Serial three-wire programming interface  
Parallel programming interface for power-on  
Internal crystal reference oscillator and integrated  
Figure 1: Pin Configuration  
loop filter require no external components  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
M[0]  
M[1]  
PLOAD#  
OE  
Output enable provides tristate control of LVPECL  
clock driver  
2
3
M[2]  
XOUT  
XIN  
Accepts 5MHz to 27MHz crystal resonators  
CMOS version of industry standard x429 device  
Available in 28-pin (0.300”) SOIC  
4
M[3]  
5
M[4]  
n/c  
6
M[5]  
n/c  
7
M[6]  
VDD_A  
SLOAD  
SDATA  
SCLK  
VDD_O  
FOUTP  
FOUTN  
VSS_O  
8
M[7]  
9
M[8]  
10  
11  
12  
13  
14  
N[0]  
N[1]  
VSS_A / VSS  
TEST  
VDD  
Figure 2: Block Diagram  
OE  
÷8  
Phase  
Charge  
Pump  
Loop  
VCO  
Detector  
Filter  
XIN  
Crystal  
VDD_O  
FOUTP  
Oscillator  
1
0
XOUT  
Feedback  
Divider M  
Post  
Divider N  
FOUTN  
VSS_O  
SLOAD  
PLOAD#  
0
1
0
1
T
E
S
T
9-bit Shift  
Register  
2-bit Shift  
Register  
3-bit Shift  
Register  
SDATA  
SCLK  
TEST  
FS71429  
M[8:0]  
N[1:0]  
ISO9001  
QS9000 This document contains information on a preproduction product. Specifications and information herein are subject to change without notice.  
2.27.02  

与13715-801相关器件

型号 品牌 获取价格 描述 数据表
13715-805 AMI

获取价格

Clock Generator, 300MHz, CMOS, PDSO16, 5.30 MM, LEAD FREE, SSOP-16
13-716 3M

获取价格

Specialty Terminals
13-716-P 3M

获取价格

暂无描述
137-201-2 Narda-ATM

获取价格

STANDARD GAIN HORN
137-203-2 Narda-ATM

获取价格

STANDARD GAIN HORN
1372-1 ETC

获取价格

MICRO PINS
1372-2 ETC

获取价格

MICRO PINS
137-251-2 Narda-ATM

获取价格

STANDARD GAIN HORN
137-253-2 Narda-ATM

获取价格

STANDARD GAIN HORN
137-26XA-Z Narda-ATM

获取价格

OUTLINE, WR137 Z-STYLE COMBINER-DIVIDER(HYBRID-COUP.)