5秒后页面跳转
ZSSC3026KIT PDF预览

ZSSC3026KIT

更新时间: 2022-02-26 11:18:05
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
51页 710K
描述
Low Power, High Resolution 16-Bit Sensor Signal Conditioner

ZSSC3026KIT 数据手册

 浏览型号ZSSC3026KIT的Datasheet PDF文件第4页浏览型号ZSSC3026KIT的Datasheet PDF文件第5页浏览型号ZSSC3026KIT的Datasheet PDF文件第6页浏览型号ZSSC3026KIT的Datasheet PDF文件第8页浏览型号ZSSC3026KIT的Datasheet PDF文件第9页浏览型号ZSSC3026KIT的Datasheet PDF文件第10页 
ZSSC3026  
In order to achieve minimum current consumption in idle mode, a dynamic power-on-reset circuit is implemented.  
The VDD low level and the subsequent rise time and VDD rising slope must fulfill specific constraints to guarantee  
an overall ZSSC3026 reset. In general, lower VDD low levels allow slower rising of the subsequent on-ramp of VDD.  
The following table shows the relevant reset parameters and conditions. Other combinations might also be  
possible. For example, the reset trigger can be influenced by increasing the power-down time and relaxing the  
VDD rising slope requirement.  
Table 1.3 Constraints for VDD Power-On Reset  
PARAMETER  
SYMBOL  
tSPIKE  
MIN  
3
TYP  
MAX  
UNIT  
µs  
Power Down Time (duration of VDD Low Level)  
VDD Low Level  
-
-
-
-
0.2  
-
VDDLOW  
SRVDD  
0
V
VDD Rising Slope  
10  
V/ms  
1.3. Electrical Parameters  
All parameter values are valid only under specified operating conditions. All voltages are referenced to VSS.  
Table 1.4 Electrical Parameters  
PARAMETER  
SYMBOL  
VDDB  
CONDITIONS/COMMENTS  
SUPPLY  
MIN  
TYP  
MAX  
UNIT  
Bridge Supply Voltage,  
ADC Reference Voltage  
Internally generated  
1.60  
1.67  
1.74  
V
Active State, average  
900  
20  
1500  
250  
µA  
nA  
nA  
Sleep State, idle current, <85°C  
Sleep State, idle current, <125°C  
Current Consumption  
IVDD  
50  
950  
Power Supply Rejection  
(see section 1.4)  
VDD = 1.8V  
17  
32  
dB  
dB  
V
PSRVDD  
VDD = 2V  
20·log10(VDD/VDDB  
)
Memory Program Voltage  
Mean Program Current  
VDD,prog  
IVDD,Prog  
Required voltage level at VDD pin  
2.9  
3.6  
20  
Mean current consumption during  
MTP programming cycle at VDD  
6
mA  
mA  
MTP Program at VDD pin,  
dynamic switch-on current draw  
Peak Program Current  
Iprog,max  
© 2016 Integrated Device Technology, Inc.  
7
March 28, 2016  
 
 
 

与ZSSC3026KIT相关器件

型号 品牌 获取价格 描述 数据表
ZSSC3026-KIT RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027 RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AC1B RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AC6B RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AC7B RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AI1BES IDT

获取价格

Analog Circuit
ZSSC3027AL1DES IDT

获取价格

Analog Circuit
ZSSC3036 IDT

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3036 RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3036CC1B IDT

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner