5秒后页面跳转
Z538001VSC PDF预览

Z538001VSC

更新时间: 2024-01-17 14:49:15
品牌 Logo 应用领域
ZILOG 总线控制器微控制器和处理器计算机
页数 文件大小 规格书
37页 456K
描述
SMALL COMPUTER SYSTEM INTERFACE (SCSI)

Z538001VSC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:LCC包装说明:QCCJ, LDCC44,.7SQ
针数:44Reach Compliance Code:unknown
风险等级:5.92Is Samacsys:N
地址总线宽度:3最大数据传输速率:1.5 MBps
驱动器接口标准:X3.131外部数据总线宽度:8
JESD-30 代码:S-PQCC-J44JESD-609代码:e0
长度:16.5862 mm端子数量:44
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC44,.7SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):240
电源:5 V认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Bus Controllers
最大压摆率:15 mA最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:16.5862 mmuPs/uCs/外围集成电路类型:BUS CONTROLLER, SCSI
Base Number Matches:1

Z538001VSC 数据手册

 浏览型号Z538001VSC的Datasheet PDF文件第1页浏览型号Z538001VSC的Datasheet PDF文件第2页浏览型号Z538001VSC的Datasheet PDF文件第4页浏览型号Z538001VSC的Datasheet PDF文件第5页浏览型号Z538001VSC的Datasheet PDF文件第6页浏览型号Z538001VSC的Datasheet PDF文件第7页 
Z
ILOG  
Z5380 SCSI  
D0  
/DB7  
/DB6  
/DB5  
/DB4  
/DB3  
/DB2  
/DB1  
/DB0  
/DBP  
GND  
/SEL  
/BSY  
/ACK  
/ATN  
/RST  
I//O  
1
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
D1  
2
D2  
3
D3  
6
5
4
3
2
1 44 43 42 41 40  
/DB3  
/DB2  
/DB1  
/DB0  
/DBP  
GND  
GND  
/SEL  
/BSY  
/ACK  
/ATN  
7
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
D6  
4
D4  
8
D7  
5
D5  
9
A2  
6
D6  
10  
11  
12  
13  
14  
15  
16  
17  
A1  
7
D7  
VDD  
N/C  
8
A2  
Z5380  
9
A1  
A0  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
Z5380  
VDD  
A0  
/IOW  
/RESET  
/EOP  
/DACK  
/IOW  
/RESET  
/EOP  
/DACK  
READY  
/IOR  
IRQ  
DRQ  
/CS  
18 19 20 21 22 23 24 25 26 27 28  
C//D  
/MSG  
/REQ  
Figure 3b. 44-Pin PLCC Pin Configuration  
Figure 3a. 40-Pin DIP Pin Configuration  
PIN DESCRIPTION  
Microprocessor Bus  
D7-D0DataLines(Bi-directional,three-state,ActiveHigh).  
Bi-directional microprocessor data bus lines. D0 is the  
Least Significant Bit of the bus. Data bus lines carry data  
and commands to and from the SCSI.  
Figure 3 shows the pins and their respective functions for  
both the DIP and PLCC.  
A2-A0 Address Lines (Input). Address lines are used with  
/CS, /IOR, or /IOW to address all internal registers.  
/EOP End of Process (Input, Active Low). /EOP is used to  
terminate a DMA transfer. If asserted during a DMA cycle,  
the current byte will be transferred, but no additional bytes  
will be requested.  
/CS Chip Select (Input, Active Low). This signal, in con-  
junction with /IOR or /IOW, enables the internal register  
selected by A2-A0, to be read from or written to.  
/IOR I/O Read (Input, Active Low). /IOR is used in conjunc-  
tion with /CS and A2-A0 to read an internal register. It also  
selects the Input Data Register when used with /DACK.  
/DACK DMA Acknowledge (Input, Active Low). /DACK  
resetsDRQandselectsthedataregisterforinputoroutput  
datatransfers. /DACKisusedbyDMAcontrollerinsteadof  
/CS.  
/IOWI/OWrite(Input,ActiveLow)./IOWisusedinconjunc-  
tion with /CS and A2-A0 to write an internal register. It also  
selects the Output Data Register when used with /DACK.  
DRQ DMA Request (Output, Active High). DRQ indicates  
that the data register is ready to be read or written. DRQ is  
asserted only if DMA mode is set in the Command Regis-  
ter. DRQ is cleared by /DACK.  
3
PS97SCC0100  
PS009101-0201  

与Z538001VSC相关器件

型号 品牌 描述 获取价格 数据表
Z5380P ETC Interface IC

获取价格

Z5380PSC ZILOG SCSI Bus Controller, CMOS, PDIP40, PLASTIC, DIP-40

获取价格

Z5380PSCXXXX ZILOG SCSI Bus Controller, CMOS, PDIP40, PLASTIC, DIP-40

获取价格

Z5380V ETC Interface IC

获取价格

Z5380VSC ZILOG SCSI Bus Controller, CMOS, PQCC44, PLASTIC, LCC-44

获取价格

Z5380VSCXXXX ZILOG 暂无描述

获取价格