5秒后页面跳转
捷配首页

Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> XRT91L34IV
XRT91L34IV PDF预览

XRT91L34IV

更新时间： 2024-02-15 21:52:18
品牌 Logo 应用领域
艾科嘉 - EXAR ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
页数 文件大小 规格书
38页 404K
描述
QUAD CHANNEL MULTIRATE STS-12/3/1 AND STM-4/1/0 SONET/SDH CDR

阅读下载

中文翻译

获取价格

XRT91L34IV 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：QFP包装说明：LFQFP, QFP128,.64SQ,16
针数：128Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.82
Is Samacsys：N应用程序：ATM;SDH;SONET
JESD-30 代码：S-PQFP-G128长度：14 mm
湿度敏感等级：1功能数量：1
端子数量：128最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：LFQFP封装等效代码：QFP128,.64SQ,16
封装形状：SQUARE封装形式：FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：225电源：1.8,3.3 V
认证状态：Not Qualified座面最大高度：1.6 mm
子类别：ATM/SONET/SDH ICs标称供电电压：1.8 V
表面贴装：YES电信集成电路类型：ATM/SONET/SDH SUPPORT CIRCUIT
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.4 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

XRT91L34IV 数据手册

 浏览型号XRT91L34IV的Datasheet PDF文件第2页浏览型号XRT91L34IV的Datasheet PDF文件第3页浏览型号XRT91L34IV的Datasheet PDF文件第4页浏览型号XRT91L34IV的Datasheet PDF文件第5页浏览型号XRT91L34IV的Datasheet PDF文件第6页浏览型号XRT91L34IV的Datasheet PDF文件第7页 
XRT91L34  
QUAD CHANNEL MULTIRATE STS-12/3/1 AND STM-4/1/0 SONET/SDH CDR  
OCTOBER 2007  
REV. 1.0.1  
attempts to lock onto the incoming receive serial data  
GENERAL DESCRIPTION  
stream. Whenever the recovered clock frequency  
deviates from the local reference clock frequency by  
more than approximately ±500 ppm, the clock  
recovery PLL will switch and lock back onto the local  
reference clock and declare a Loss of Lock.  
Whenever a Loss of Lock or a Loss of Signal event  
occurs, the CDR will continue to supply a recovered  
clock (based on the local reference) to the framer/  
mapper device. When the SDEXT is de-asserted by  
the optical module or when internal DLOS is  
asserted, the receive serial data output will be forced  
to a logic zero state for the entire duration that a LOS  
condition is declared. This acts as a receive data  
mute upon LOS function to prevent random noise  
from being misinterpreted as valid incoming data.  
When the SDEXT becomes active and the recovered  
clock is determined to be within ±500 ppm accuracy  
with respect to the local reference source and LOS is  
no longer declared, the clock recovery PLL will switch  
and lock back onto the incoming receive serial data  
stream. Figure 1 shows the block diagram of the  
XRT91L34.  
The XRT91L34 is a fully integrated quad channel  
multirate Clock and Data Recovery (CDR) device for  
SONET/SDH 622.08 Mbps STS-12/STM-4 or 155.52  
Mbps STS-3/STM-1 or 51.84 Mbps STS-1/STM-0  
applications. The device provides Clock and Data  
Recovery (CDR) function by synchronizing its on-chip  
Voltage Controlled Oscillator (VCO) to the incoming  
serial data stream. The device internally monitors  
Loss of Lock (LOL) conditions and automatically  
mutes recovered data upon Loss of Signal (LOS)  
conditions.  
C
LOCK AND DATA RECOVERY OVERVIEW  
The clock and data recovery (CDR) unit accepts the  
high speed NRZ serial data from the LVDS or  
Differential LVPECL receiver and generates a clock  
that is the same frequency as the incoming data. The  
CDR block uses a reference clock to train and  
monitor its clock recovery PLL. All four channels  
share a single 77.76MHz or 19.44MHz reference  
clock. Upon startup, the PLL locks to the local  
reference clock. Once this is achieved, the PLL  
FIGURE 1. BLOCK  
D
IAGRAM OF XRT91L34  
TEST  
RESET  
OUTCFG  
HOST /HW  
XRT91L34  
0
CDRREFSEL  
DLOSDIS  
DLOSDIS /SDI  
SDI  
REFCLKP  
REFCLKN  
Global Control Block  
1
19.44 / 77.76 MHz  
Serial Proccesor  
INT  
TTLREFCLK  
Interface  
CS  
LVDS/LVPECL LEVEL SELECT  
RCLKDIS0  
SCLK  
SDO  
LVDS/LVPECL  
Output Drivers  
LVDS/LVPECL  
Input Drivers  
RECVD-  
DATAOUT  
RXDI0P  
RXDI0N  
RXDO0P  
RXDO0N  
0
RXDATAIN  
100  
CDR  
1
STS-12/3/1  
or  
STM-4/1/0  
Clock and Data  
Recovery  
RECVD-  
0
RXCLKO0P  
RXCLKO0N  
CLKOUT  
RX LOOP  
FILTER  
1
HOST MODE  
ONLY  
DLOSDIS  
DLOS  
LOL0  
Channel Control Block  
CDRDIS0  
DATA0RATE1  
DATA0RATE0  
SDEXT0  
POL0  
Channel 0  
Channel 1  
Channel 2  
Channel 3  
Exar Corporation 48720 Kato Road, Fremont CA, 94538  
•
(510) 668-7000  
•
FAX (510) 668-7017 • www.exar.com  
1234567...38

中文翻译

下载PDF

与XRT91L34IV相关器件

型号 品牌 获取价格 描述 数据表
XRT91L34IV-F EXAR

获取价格

 		QUAD CHANNEL MULTIRATE STS-12/3/1 AND STM-4/1/0 SONET/SDH CDR
XRT91L80 EXAR

获取价格

 		2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80_0507 EXAR

获取价格

 		2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80IB EXAR

获取价格

 		2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80IB-F EXAR

获取价格

 		Telecom IC
XRT91L81 EXAR

获取价格

 		2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L81IB EXAR

获取价格

 		2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82 EXAR

获取价格

 		2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82IB EXAR

获取价格

 		2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT94L31 EXAR

获取价格

 		3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER

与XRT91L34IV相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证