OMAP3515/03 Applications Processor
www.ti.com
SPRS505B–FEBRUARY 2008–REVISED JULY 2008
1 OMAP3515/03 Applications Processor
1.1 Features
•
•
•
112K-Byte ROM
•
OMAP3515/03 Applications Processor:
–
–
OMAP™ 3 Architecture
MPU Subsystem
64K-Byte Shared SRAM
Endianess:
•
•
600-MHz ARM Cortex™-A8 Core
NEON™ SIMD Coprocessor
–
–
ARM Instructions - Little Endian
ARM Data – Configurable
–
2D/3D Graphics Accelerator (OMAP3515
Device Only)
•
External Memory Interfaces:
–
SDRAM Controller (SDRC)
•
Tile Based Architecture Delivering up to
10 MPoly/sec
•
•
•
16, 32-bit Memory Controller With
1G-Byte Total Address Space
Interfaces to Low-Power Double Data
Rate (LPDDR) SDRAM
SDRAM Memory Scheduler (SMS) and
Rotation Engine
•
Universal Scalable Shader Engine:
Multi-threaded Engine Incorporating
Pixel and Vertex Shader Functionality
•
Industry Standard API Support:
OpenGLES 1.1 and 2.0, OpenVG1.0 and
Direct3D Mobile
–
General Purpose Memory Controller
(GPMC)
•
•
Fine Grained Task Switching, Load
Balancing, and Power Management
Programmable High Quality Image
Anti-Aliasing
•
•
•
16-bit Wide Multiplexed Address/Data
Bus
Up to 8 Chip Select Pins With 128M-Byte
Address Space per Chip Select Pin
Glueless Interface to NOR Flash, NAND
Flash (With ECC Hamming Code
–
–
Fully Software-Compatible With ARM9™
Commercial and Extended Temperature
Grades
Calculation), SRAM and Pseudo-SRAM
•
ARM Cortex™-A8 Core
–
•
•
Flexible Asynchronous Protocol Control
for Interface to Custom Logic (FPGA,
CPLD, ASICs, etc.)
Nonmultiplexed Address/Data Mode
(Limited 2K-Byte Address Space)
ARMv7 Architecture
•
•
•
Trust Zone®
Thumb®-2
MMU Enhancements
•
•
System Direct Memory Access (sDMA)
Controller (32 Logical Channels With
Configurable Priority)
–
In-Order, Dual-Issue, Superscalar
Microprocessor Core
NEON™ Multimedia Architecture
Over 2x Performance of ARMv6 SIMD
Supports Both Integer and Floating Point
SIMD
Jazelle® RCT Execution Environment
Architecture
Dynamic Branch Prediction with Branch
Target Address Cache, Global History
Buffer, and 8-Entry Return Stack
–
–
–
Camera Image Signal Processing (ISP)
–
–
–
–
CCD and CMOS Imager Interface
Memory Data Input
RAW Data Interface
BT.601/BT.656 Digital YCbCr 4:2:2
(8-/16-Bit) Interface
–
–
–
–
A-Law Compression and Decompression
Preview Engine for Real-Time Image
Processing
–
Embedded Trace Macrocell (ETM) Support
for Non-Invasive Debug
–
–
Glueless Interface to Common Video
Decoders
Histogram Module/Auto-Exposure,
Auto-White Balance, and Auto-Focus
Engine
•
ARM Cortex™-A8 Memory Architecture:
–
–
–
16K-Byte Instruction Cache (4-Way
Set-Associative)
16K-Byte Data Cache (4-Way
Set-Associative)
–
Resize Engine
256K-Byte L2 Cache
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this document.
is a trademark of ~ Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCT PREVIEW information concerns products in the
formative or design phase of development. Characteristic data and
other specifications are design goals. Texas Instruments reserves
the right to change or discontinue these products without notice.
Copyright © 2008–2008, Texas Instruments Incorporated