R
Platform Flash In-System Programmable Configuration PROMS
logic 0. IR[2] is unused, and is set to '0'. The remaining bits
IR[1:0] are set to '01' as defined by IEEE Std. 1149.1.
Erase/Program (ER/PROG) Error field, IR[6:5], contains a
10 when an erase or program operation is a success;
otherwise a 01 when an erase or program operation fails.
The Erase/Program (ER/PROG) Status field, IR[4], contains
a logic 0 when the device is busy performing an erase or
programming operation; otherwise, it contains a logic 1. The
ISC Status field, IR[3], contains logic 1 if the device is
currently in In-System Configuration (ISC) mode; otherwise,
it contains logic 0. The DONE field, IR[2], contains logic 1 if
the sampled design revision has been successfully
programmed; otherwise, a logic 0 indicates incomplete
programming. The remaining bits IR[1:0] are set to 01 as
defined by IEEE Std. 1149.1.
XCFxxP Instruction Register (16 bits wide)
The Instruction Register (IR) for the XCFxxP PROM is sixteen
bits wide and is connected between TDI and TDO during an
instruction scan sequence. The detailed composition of the
instruction capture pattern is illustrated in Table 8, page 6.
The instruction capture pattern shifted out of the XCFxxP
device includes IR[15:0]. IR[15:9] are reserved bits and are
set to a logic 0. The ISC Error field, IR[8:7], contains a 10
when an ISC operation is a success; otherwise a 01 when
an In-System Configuration (ISC) operation fails. The
Table 6: Platform Flash PROM Boundary Scan Instructions
XCFxxS IR[7:0]
(hex)
XCFxxP IR[15:0]
Boundary-Scan Command
Instruction Description
(hex)
Required Instructions
BYPASS
FF
01
00
FFFF
0001
0000
Enables BYPASS
SAMPLE/PRELOAD
EXTEST
Enables boundary-scan SAMPLE/PRELOAD operation
Enables boundary-scan EXTEST operation
Optional Instructions
CLAMP
HIGHZ
FA
FC
00FA
00FC
Enables boundary-scan CLAMP operation
Places all outputs in high-impedance state
simultaneously
IDCODE
FE
FD
00FE
00FD
Enables shifting out 32-bit IDCODE
USERCODE
Enables shifting out 32-bit USERCODE
Platform Flash PROM
Specific Instructions
Initiates FPGA configuration by pulsing CF pin Low
once. (For the XCFxxP this command also resets the
selected design revision based on either the external
REV_SEL[1:0] pins or on the internal design revision
selection bits.)(1)
CONFIG
EE
00EE
Notes:
1. For more information see "Initiating FPGA Configuration," page 13.
Table 7: XCFxxS Instruction Capture Values Loaded into IR as part of an Instruction Scan Sequence
IR[7:5]
IR[4]
IR[3]
IR[2]
IR[1:0]
TDI →
→ TDO
→ TDO
Reserved
ISC Status
Security
0
0 1
Table 8: XCFxxP Instruction Capture Values Loaded into IR as part of an Instruction Scan Sequence
IR[15:9]
IR[8:7]
IR[6:5]
IR[4]
IR[3]
IR[2]
IR[1:0]
TDI →
ER/PROG
Error
ER/PROG
Status
Reserved
ISC Error
ISC Status
DONE
0 1
DS123 (v2.9) May 09, 2006
www.xilinx.com
6
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
