5秒后页面跳转
捷配首页

Datasheet > XC9536XL-7CS48I
XC9536XL-7CS48I PDF预览

XC9536XL-7CS48I

更新时间： 2024-11-23 22:52:03
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
7页 312K
描述
XC9536XL High PerformanceCPLD

阅读下载

中文翻译

获取价格

XC9536XL-7CS48I 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Active零件包装代码：BGA
包装说明：FBGA, BGA48,7X7,32针数：48
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：1.7
其他特性：YES系统内可编程：YES
JESD-30 代码：S-PBGA-B48JESD-609代码：e0
JTAG BST：YES长度：7 mm
湿度敏感等级：3专用输入次数：
I/O 线路数量：36宏单元数：36
端子数量：48最高工作温度：85 °C
最低工作温度：-40 °C组织：0 DEDICATED INPUTS, 36 I/O
输出函数：MACROCELL封装主体材料：PLASTIC/EPOXY
封装代码：FBGA封装等效代码：BGA48,7X7,32
封装形状：SQUARE封装形式：GRID ARRAY, FINE PITCH
峰值回流温度（摄氏度）：240电源：2.5/3.3,3.3 V
可编程逻辑类型：FLASH PLD传播延迟：7.5 ns
认证状态：Not Qualified座面最大高度：1.8 mm
子类别：Programmable Logic Devices最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn63Pb37)
端子形式：BALL端子节距：0.8 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：30
宽度：7 mmBase Number Matches：1

XC9536XL-7CS48I 数据手册

 浏览型号XC9536XL-7CS48I的Datasheet PDF文件第2页浏览型号XC9536XL-7CS48I的Datasheet PDF文件第3页浏览型号XC9536XL-7CS48I的Datasheet PDF文件第4页浏览型号XC9536XL-7CS48I的Datasheet PDF文件第5页浏览型号XC9536XL-7CS48I的Datasheet PDF文件第6页浏览型号XC9536XL-7CS48I的Datasheet PDF文件第7页 
R
XC9536XL High Performance  
CPLD  
DS058 (v1.2) June 25, 2001  
Preliminary Product Specification  
cations and computing systems. It is comprised of two  
54V18 Function Blocks, providing 800 usable gates with  
propagation delays of 5 ns. See Figure 2 for architecture  
overview.  
Features  
•
•
•
•
5 ns pin-to-pin logic delays  
System frequency up to 178 MHz  
36 macrocells with 800 usable gates  
Available in small footprint packages  
Power Estimation  
-
-
-
-
44-pin PLCC (34 user I/O pins)  
44-pin VQFP (34 user I/O pins)  
48-pin CSP (36 user I/O pins)  
64-pin VQFP (36 user I/O pins)  
Power dissipation in CPLDs can vary substantially depend•  
ing on the system frequency, design application and output  
loading. To help reduce power dissipation, each macrocell  
in a XC9500XL device may be configured for low-power  
mode (from the default high-performance mode). In addi•  
tion, unused product-terms and macrocells are automati•  
cally deactivated by the software to further conserve power.  
•
•
Optimized for high-performance 3.3V systems  
-
-
Low power operation  
5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V  
signals  
For a general estimate of I , the following equation may be  
CC  
-
-
3.3V or 2.5V output capability  
Advanced 0.35 micron feature size CMOS  
FastFLASH™ technology  
used:  
I
(mA) = MC (0.5) + MC (0.3) + MC(0.0045 mA/MHz) f  
HP LP  
CC  
Where:  
MC = Macrocells in high-performance (default) mode  
Advanced system features  
-
-
In-system programmable  
HP  
Superior pin-locking and routability with  
FastCONNECT II™ switch matrix  
Extra wide 54-input Function Blocks  
Up to 90 product-terms per macrocell with  
individual product-term allocation  
Local clock inversion with three global and one  
product-term clocks  
MC = Macrocells in low-power mode  
LP  
MC = Total number of macrocells used  
f = Clock frequency (MHz)  
-
-
This calculation is based on typical operating conditions  
using a pattern of 16-bit up/down counters in each Function  
-
Block with no output loading. The actual I  
value varies  
CC  
-
-
Individual output enable per output pin  
Input hysteresis on all user and boundary-scan pin  
inputs  
with the design application and should be verified during  
normal system operation.  
Figure 1 shows the above estimation in a graphical form.  
-
-
Bus-hold circuitry on all user pin inputs  
Full IEEE Standard 1149.1 boundary-scan (JTAG)  
60  
•
•
•
•
Fast concurrent programming  
178 MHz  
50  
Slew rate control on individual outputs  
Enhanced data security features  
Excellent quality and reliability  
40  
30  
-
Endurance exceeding 10,000 program/erase  
cycles  
125 MHz  
-
-
20 year data retention  
ESD protection exceeding 2,000V  
20  
•
Pin-compatible with 5V-core XC9536 device in the  
44-pin PLCC package and the 48-pin CSP package  
10  
Description  
0
100  
200  
250  
50  
150  
The XC9536XL is a 3.3V CPLD targeted for high-perfor•  
mance, low-voltage applications in leading-edge communi•  
Clock Frequency (MHz)  
DS058_01_061101  
Figure 1: Typical I vs. Frequency for XC9536XL  
CC  
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS058 (v1.2) June 25, 2001  
www.xilinx.com  
1
Preliminary Product Specification  
1-800-255-7778  
1234567

中文翻译

下载PDF

XC9536XL-7CS48I 替代型号

型号 品牌 替代类型 描述 数据表
XC9536XL-7CS48C XILINX

完全替代

 XC9536XL High PerformanceCPLD
XC9536XL-10CS48C XILINX

完全替代

 XC9536XL High PerformanceCPLD

与XC9536XL-7CS48I相关器件

型号 品牌 获取价格 描述 数据表
XC9536XL-7PC44C XILINX

获取价格

 		XC9536XL High PerformanceCPLD
XC9536XL-7PC44I XILINX

获取价格

 		XC9536XL High PerformanceCPLD
XC9536XL-7VQ44C XILINX

获取价格

 		XC9536XL High PerformanceCPLD
XC9536XL-7VQ44I XILINX

获取价格

 		XC9536XL High PerformanceCPLD
XC9536XL-7VQ64C XILINX

获取价格

 		XC9536XL High PerformanceCPLD
XC9536XL-7VQ64I XILINX

获取价格

 		XC9536XL High PerformanceCPLD
XC9536XLSERIES ETC

获取价格

 		High Performance CPLD
XC9536XV XILINX

获取价格

 		High-performance CPLD
XC9536XV_07 XILINX

获取价格

 		High-performance CPLD
XC9536XV-3CS48C XILINX

获取价格

 		Flash PLD, 3.5ns, PBGA48, PLASTIC, CSP-48

与XC9536XL-7CS48I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证