5秒后页面跳转
捷配首页

Datasheet > XC9536XV-3CS48C
XC9536XV-3CS48C PDF预览

XC9536XV-3CS48C

更新时间： 2024-11-20 20:53:55
品牌 Logo 应用领域
赛灵思 - XILINX 输入元件可编程逻辑
页数 文件大小 规格书
7页 64K
描述
Flash PLD, 3.5ns, PBGA48, PLASTIC, CSP-48

阅读下载

中文翻译

获取价格

XC9536XV-3CS48C 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：FBGA,
针数：48Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.73
JESD-30 代码：S-PBGA-B48JESD-609代码：e0
长度：7 mm湿度敏感等级：3
专用输入次数：I/O 线路数量：36
端子数量：48最高工作温度：70 °C
最低工作温度：组织：0 DEDICATED INPUTS, 36 I/O
输出函数：REGISTERED封装主体材料：PLASTIC/EPOXY
封装代码：FBGA封装形状：SQUARE
封装形式：GRID ARRAY, FINE PITCH峰值回流温度（摄氏度）：240
可编程逻辑类型：FLASH PLD传播延迟：3.5 ns
认证状态：Not Qualified座面最大高度：1.8 mm
最大供电电压：2.6 V最小供电电压：2.4 V
标称供电电压：2.5 V表面贴装：YES
温度等级：COMMERCIAL端子面层：TIN LEAD
端子形式：BALL端子节距：0.8 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：30
宽度：7 mmBase Number Matches：1

XC9536XV-3CS48C 数据手册

 浏览型号XC9536XV-3CS48C的Datasheet PDF文件第2页浏览型号XC9536XV-3CS48C的Datasheet PDF文件第3页浏览型号XC9536XV-3CS48C的Datasheet PDF文件第4页浏览型号XC9536XV-3CS48C的Datasheet PDF文件第5页浏览型号XC9536XV-3CS48C的Datasheet PDF文件第6页浏览型号XC9536XV-3CS48C的Datasheet PDF文件第7页 
0
R
XC9536XV High-performance  
CPLD  
0
1
DS053 (v2.0) January 29, 2001  
Advance Product Specification  
Features  
Power Estimation  
•
•
•
•
3.5 ns pin-to-pin logic delays  
Power dissipation in CPLDs can vary substantially depend-  
ing on the system frequency, design application and output  
loading. To help reduce power dissipation, each macrocell  
in a XC9500XV device may be configured for low-power  
mode (from the default high-performance mode). In addi-  
tion, unused product-terms and macrocells are automati-  
cally deactivated by the software to further conserve power.  
System frequency up to 200 MHz  
36 macrocells with 800 usable gates  
Available in small footprint packages  
-
-
-
44-pin PLCC (34 user I/O pins)  
44-pin VQFP (34 user I/O pins)  
48-pin CSP (36 user I/O pins)  
For a general estimate of I , the following equation may be  
CC  
•
•
Optimized for high-performance 2.5V systems  
used:  
-
-
Low power operation  
Multi-voltage operation  
I
(mA) = MC (0.5) + MC (0.3) + MC(0.0045 mA/MHz) f  
HP LP  
CC  
Where:  
MC = Macrocells in high-performance (default) mode  
Advanced system features  
-
-
In-system programmable  
HP  
Superior pin-locking and routability with  
FastCONNECT II™ switch matrix  
Extra wide 54-input Function Blocks  
Up to 90 product-terms per macrocell with  
individual product-term allocation  
MC = Macrocells in low-power mode  
LP  
MC = Total number of macrocells used  
f = Clock frequency (MHz)  
-
-
This calculation is based on typical operating conditions  
using a pattern of 16-bit up/down counters in each Function  
-
Local clock inversion with three global and one  
product-term clocks  
Block with no output loading. The actual I  
value varies  
CC  
-
-
Individual output enable per output pin  
Input hysteresis on all user and boundary-scan pin  
inputs  
with the design application and should be verified during  
normal system operation.  
Figure 1 shows the above estimation in a graphical form.  
-
-
Bus-hold circuitry on all user pin inputs  
Full IEEE Standard 1149.1 boundary-scan (JTAG)  
60  
•
•
•
•
Fast concurrent programming  
50  
Slew rate control on individual outputs  
Enhanced data security features  
Excellent quality and reliability  
200 MHz  
40  
30  
-
Endurance exceeding 10,000 program/erase  
cycles  
120 MHz  
20  
-
-
20 year data retention  
ESD protection exceeding 2,000V  
10  
•
Pin-compatible with 3.3V-core XC9536XL device in the  
44-pin PLCC, 44-pin VQFP, and 48-pin CSP packages  
0
50  
100  
150  
200  
Clock Frequency (MHz)  
DS053_01_012501  
Description  
The XC9536XV is a 2.5V CPLD targeted for high-perfor-  
mance, low-voltage applications in leading-edge communi-  
cations and computing systems. It is comprised of two  
54V18 Function Blocks, providing 800 usable gates with  
propagation delays of 3.5 ns. See Figure 2 for architecture  
overview.  
Figure 1: Typical I vs. Frequency for XC9536XV  
CC  
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS053 (v2.0) January 29, 2001  
www.xilinx.com  
1
Advance Product Specification  
1-800-255-7778  
 
1234567

中文翻译

下载PDF

与XC9536XV-3CS48C相关器件

型号 品牌 获取价格 描述 数据表
XC9536XV-3CS48I XILINX

获取价格

 		Flash PLD, 3.5ns, PBGA48, PLASTIC, CSP-48
XC9536XV-3CSG48C XILINX

获取价格

 		Flash PLD, 3.5ns, PBGA48, PLASTIC, CSP-48
XC9536XV-3PC44C XILINX

获取价格

 		Flash PLD, 3.5ns, 36-Cell, CMOS, PQCC44, PLASTIC, LCC-44
XC9536XV-3PC44I XILINX

获取价格

 		Flash PLD, 3.5ns, PQCC44, PLASTIC, LCC-44
XC9536XV-3PCG44C XILINX

获取价格

 		Flash PLD, 3.5ns, PQCC44, PLASTIC, LCC-44
XC9536XV-3PCG44I XILINX

获取价格

 		Flash PLD, 3.5ns, PQCC44, PLASTIC, LCC-44
XC9536XV-3VQ44C XILINX

获取价格

 		Flash PLD, 3.5ns, 36-Cell, CMOS, PQFP44, PLASTIC, VQFP-44
XC9536XV-3VQ44I XILINX

获取价格

 		Flash PLD, 3.5ns, PQFP44, PLASTIC, VQFP-44
XC9536XV-3VQG44C XILINX

获取价格

 		Flash PLD, 3.5ns, PQFP44, PLASTIC, VQFP-44
XC9536XV-4CS48 XILINX

获取价格

 		Programmable Logic Device

与XC9536XV-3CS48C相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证