5秒后页面跳转
XC7SH125GW,125 PDF预览

XC7SH125GW,125

更新时间: 2024-01-29 06:13:36
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
20页 324K
描述
XC7SH125 - Bus buffer_line driver; 3-state TSSOP 5-Pin

XC7SH125GW,125 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:TSSOP包装说明:1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1, TSSOP-5
针数:5Reach Compliance Code:compliant
风险等级:2.2Samacsys Description:XC7SH125 - Bus buffer_line driver; 3-state@en-us
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):14.5 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:1.25 mmBase Number Matches:1

XC7SH125GW,125 数据手册

 浏览型号XC7SH125GW,125的Datasheet PDF文件第2页浏览型号XC7SH125GW,125的Datasheet PDF文件第3页浏览型号XC7SH125GW,125的Datasheet PDF文件第4页浏览型号XC7SH125GW,125的Datasheet PDF文件第5页浏览型号XC7SH125GW,125的Datasheet PDF文件第6页浏览型号XC7SH125GW,125的Datasheet PDF文件第7页 
NX3L2T384  
Dual low-ohmic single-pole single-throw analog switch  
Rev. 5 — 8 February 2013  
Product data sheet  
1. General description  
The NX3L2T384 is a dual low-ohmic single-pole single-throw analog switch. Each switch  
has two input/output terminals (nY and nZ) and an active LOW enable input (nE). When  
pin nE is HIGH, the analog switch is turned off.  
Schmitt trigger action at the enable input (nE) makes the circuit tolerant to slower input  
rise and fall times. A low input voltage threshold allows pin nE to be driven by lower level  
logic signals without a significant increase in supply current ICC. This makes it possible for  
the NX3L2T384 to switch 4.3 V signals with a 1.8 V digital controller, eliminating the need  
for logic level translation.  
The NX3L2T384 allows signals with amplitude up to VCC to be transmitted from nY to nZ;  
or from nZ to nY. Its low ON resistance (0.5 ) and flatness (0.13 ) ensures minimal  
attenuation and distortion of transmitted signals.  
2. Features and benefits  
Wide supply voltage range from 1.4 V to 4.3 V  
Very low ON resistance (peak):  
1.6 (typical) at VCC = 1.4 V  
1.0 (typical) at VCC = 1.65 V  
0.55 (typical) at VCC = 2.3 V  
0.50 (typical) at VCC = 2.7 V  
0.50 (typical) at VCC = 4.3 V  
High noise immunity  
ESD protection:  
HBM JESD22-A114F Class 3A exceeds 7500 V  
MM JESD22-A115-A exceeds 200 V  
CDM AEC-Q100-011 revision B exceeds 1000 V  
IEC61000-4-2 contact discharge exceeds 4000 V for switch ports  
CMOS low-power consumption  
Latch-up performance exceeds 100 mA per JESD 78B Class II Level A  
1.8 V control logic at VCC = 3.6 V  
Control input accepts voltages above supply voltage  
Very low supply current, even when input is below VCC  
High current handling capability (350 mA continuous current under 3.3 V supply)  
Specified from 40 C to +85 C and from 40 C to +125 C  
 
 

与XC7SH125GW,125相关器件

型号 品牌 获取价格 描述 数据表
XC7SH14 NXP

获取价格

High-speed Si-gate CMOS device, inverting buffer function with Schmitt trigger action
XC7SH14GV NXP

获取价格

High-speed Si-gate CMOS device, inverting buffer function with Schmitt trigger action
XC7SH14GV NEXPERIA

获取价格

Inverting Schmitt triggerProduction
XC7SH14GW NXP

获取价格

High-speed Si-gate CMOS device, inverting buffer function with Schmitt trigger action
XC7SH14GW NEXPERIA

获取价格

Inverting Schmitt triggerProduction
XC7SH14GW,125 NXP

获取价格

XC7SH14 - Inverting Schmitt trigger TSSOP 5-Pin
XC7SH32 NXP

获取价格

High-speed Si-gate CMOS device, 2-input OR function
XC7SH32GV NXP

获取价格

LV/LV-A/LVX/H SERIES, 2-INPUT OR GATE, PDSO5, PLASTIC, SOT-753, SC-74A, 5 PIN
XC7SH32GV NEXPERIA

获取价格

2-input OR gateProduction
XC7SH32GV,125 NXP

获取价格

XC7SH32 - 2-input OR gate TSOP 5-Pin