5秒后页面跳转
XC3S500E-5PQG208C PDF预览

XC3S500E-5PQG208C

更新时间: 2024-11-23 03:40:03
品牌 Logo 应用领域
赛灵思 - XILINX 现场可编程门阵列可编程逻辑时钟
页数 文件大小 规格书
193页 1733K
描述
Spartan-3E FPGA Family

XC3S500E-5PQG208C 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFP
包装说明:FQFP, QFP208,1.2SQ,20针数:208
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:12 weeks
风险等级:1.6Is Samacsys:N
最大时钟频率:657 MHzCLB-Max的组合延迟:0.66 ns
JESD-30 代码:S-PQFP-G208JESD-609代码:e3
长度:28 mm湿度敏感等级:3
可配置逻辑块数量:1164等效关口数量:500000
输入次数:158逻辑单元数量:10476
输出次数:126端子数量:208
最高工作温度:85 °C最低工作温度:
组织:1164 CLBS, 500000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装等效代码:QFP208,1.2SQ,20
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):245电源:1.2,1.2/3.3,2.5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:4.1 mm子类别:Field Programmable Gate Arrays
最大供电电压:1.26 V最小供电电压:1.14 V
标称供电电压:1.2 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:28 mm
Base Number Matches:1

XC3S500E-5PQG208C 数据手册

 浏览型号XC3S500E-5PQG208C的Datasheet PDF文件第2页浏览型号XC3S500E-5PQG208C的Datasheet PDF文件第3页浏览型号XC3S500E-5PQG208C的Datasheet PDF文件第4页浏览型号XC3S500E-5PQG208C的Datasheet PDF文件第5页浏览型号XC3S500E-5PQG208C的Datasheet PDF文件第6页浏览型号XC3S500E-5PQG208C的Datasheet PDF文件第7页 
0
R
Spartan-3E FPGA Family:  
Complete Data Sheet  
0
0
DS312 March 21, 2005  
Module 1:  
Introduction and Ordering Information  
Module 3:  
DC and Switching Characteristics  
DS312-1 (v1.1) March 21, 2005  
6 pages  
DS312-3 (v1.0) March 1, 2005  
18 pages  
Introduction  
DC Electrical Characteristics  
-
-
-
-
Absolute Maximum Ratings  
Supply Voltage Specifications  
Recommended Operating Conditions  
DC Characteristics  
Features  
Architectural Overview  
Package Marking  
Ordering Information  
Switching Characteristics  
-
-
DCM Timing  
Configuration and JTAG Timing  
Module 2:  
Functional Description  
DS312-2 (v1.1) March 21, 2005  
96 pages  
Module 4:  
Pinout Descriptions  
Input/Output Blocks (IOBs)  
DS312-4 (v1.1) March 21, 2005  
72 pages  
-
-
Overview  
SelectIO™ Signal Standards  
Pin Descriptions  
Package Overview  
Pinout Tables  
Configurable Logic Block (CLB)  
Block RAM  
Dedicated Multipliers  
Digital Clock Manager (DCM)  
Clock Network  
Footprint Diagrams  
Configuration  
Powering Spartan-3E FPGAs  
IMPORTANT NOTE: The Spartan-3E FPGA data sheet is created and published in separate modules. This complete  
version is provided for easy downloading and searching of the complete document. Page, figure, and table numbers begin  
at 1 for each module, and each module has its own Revision History at the end. Use the PDF "Bookmarks" for easy  
navigation in this volume.  
© 2005 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc.  
All other trademarks are the property of their respective owners.  
DS312 March 21, 2005  
www.xilinx.com  
1

XC3S500E-5PQG208C 替代型号

型号 品牌 替代类型 描述 数据表
XC3S500E-4PQG208I XILINX

完全替代

Spartan-3E FPGA Family
XC3S500E-4PQ208I XILINX

完全替代

Spartan-3E FPGA Family
XC3S500E-4PQG208C XILINX

完全替代

Spartan-3E FPGA Family

与XC3S500E-5PQG208C相关器件

型号 品牌 获取价格 描述 数据表
XC3S500E-5PQG208CS1 XILINX

获取价格

暂无描述
XC3S500E-5PQG208I XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5TQ144C XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5TQ144I XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5TQG144C XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5TQG144I XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5VQ100C XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5VQ100I XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5VQG100C XILINX

获取价格

Spartan-3E FPGA Family
XC3S500E-5VQG100I XILINX

获取价格

Spartan-3E FPGA Family