5秒后页面跳转
XA3S400-4FG456Q PDF预览

XA3S400-4FG456Q

更新时间: 2024-11-08 19:15:43
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
6页 61K
描述
Field Programmable Gate Array, 125MHz, 8064-Cell, PBGA456,

XA3S400-4FG456Q 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Contact ManufacturerReach Compliance Code:not_compliant
风险等级:5.27最大时钟频率:125 MHz
JESD-30 代码:S-PBGA-B456JESD-609代码:e0
湿度敏感等级:3输入次数:264
逻辑单元数量:8064输出次数:264
端子数量:456封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA456,22X22,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):225电源:1.2,1.2/3.3,2.5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
筛选级别:AEC-Q100子类别:Field Programmable Gate Arrays
表面贴装:YES端子面层:Tin/Lead (Sn63Pb37)
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
Base Number Matches:1

XA3S400-4FG456Q 数据手册

 浏览型号XA3S400-4FG456Q的Datasheet PDF文件第2页浏览型号XA3S400-4FG456Q的Datasheet PDF文件第3页浏览型号XA3S400-4FG456Q的Datasheet PDF文件第4页浏览型号XA3S400-4FG456Q的Datasheet PDF文件第5页浏览型号XA3S400-4FG456Q的Datasheet PDF文件第6页 
06  
Spartan-3 Automotive XA FPGA  
Family:  
Introduction and Ordering  
Advance Product Specification  
R
0
0
DS314-1 (v1.0) October 18, 2004  
-
-
-
-
-
-
-
Up to 333 I/O pins  
Introduction  
622 Mb/s data transfer rate per I/O  
Seventeen single-ended signal standards  
Seven differential signal standards including LVDS  
Termination by Digitally Controlled Impedance  
Signal swing ranging from 1.14V to 3.45V  
Double Data Rate (DDR) support  
The Xilinx Automotive (XA) Spartan™-3 family of Field-Pro-  
grammable Gate Arrays is specifically designed to meet the  
needs of high volume, cost-sensitive automotive consumer  
electronic applications. The four-member family offers den-  
sities ranging from 50,000 to five million system gates, as  
shown in Table 1.  
Logic resources  
XA devices are available in both the extended-temperature  
Q-grade (-40°C to +125°C) and industrial I-grade (-40°C to  
+100°C) and are qualified to the industry-recognized  
AEC-Q100 standard.  
-
-
-
-
-
Abundant logic cells with shift register capability  
Wide multiplexers  
Fast look-ahead carry logic  
Dedicated 18 x 18 multipliers  
JTAG logic compatible with IEEE 1149.1/1532  
The XA Spartan-3 family builds on the success of the earlier  
XA Spartan-IIE family by increasing the amount of logic  
resources, the capacity of internal RAM, the total number of  
I/Os, and the overall level of performance as well as by  
improving clock management functions. Numerous  
enhancements derive from state-of-the-art Virtex™-II tech-  
nology. These Spartan-3 enhancements, combined with  
advanced process technology, deliver more functionality  
and bandwidth per dollar than was previously possible, set-  
ting new standards in the programmable logic industry.  
SelectRAM™ hierarchical memory  
-
-
Up to 576 Kbits of total block RAM  
Up to 120 Kbits of total distributed RAM  
Digital Clock Manager (up to four DCMs)  
-
-
Clock skew elimination  
Frequency synthesis  
Fully supported by Xilinx ISE development system  
Synthesis, mapping, placement and routing  
-
Because of their exceptionally low cost, Spartan-3 FPGAs  
are ideally suited to a wide range of advanced automotive  
electronics modules and systems ranging from the latest  
driver assistance and infotainment systems to reconfig-  
urable instrument clusters and ECU gateways.  
MicroBlaze™ processor, CAN, LIN, PCI, and other  
cores  
Pb-free packaging options  
Additionally, Xilinx and all of our production partners  
are qualified to QS-9000, moving to TS16949 in 2005.  
The Spartan-3 family is a superior alternative to mask pro-  
grammed ASICs. FPGAs avoid the high initial cost, the  
lengthy development cycles, and the inherent inflexibility of  
conventional ASICs. Also, FPGA programmability permits  
design upgrades in the field with no hardware replacement  
necessary, an impossibility with ASICs.  
Features  
AEC-Q100 device qualification and full PPAP support  
available in both extended temperature Q-grade and  
I-grade.  
Guaranteed to meet full electrical specifications over  
TJ=-40°C to +125°C.  
Revolutionary 90-nanometer process technology  
Very low cost, high-performance logic solution for  
high-volume, automotive applications  
-
-
326 MHz system clock rate  
Three power rails: for core (1.2V), I/Os (1.2V to  
3.3V), and auxiliary purposes (2.5V)  
SelectIO™ signaling  
© 2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS314-1 (v1.0) October 18, 2004  
www.xilinx.com  
1
Advance Product Specification  
1-800-255-7778  

与XA3S400-4FG456Q相关器件

型号 品牌 获取价格 描述 数据表
XA3S400-4FGG456I XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PBGA456, LEAD FR
XA3S400-4FGG456Q XILINX

获取价格

暂无描述
XA3S400-4FT256I XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PBGA256, FTBGA-2
XA3S400-4FT256Q XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PBGA256, FTBGA-2
XA3S400-4FTG256I XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PBGA256, LEAD FR
XA3S400-4FTG256Q XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PBGA256, LEAD FR
XA3S400-4PQ208I XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PQFP208, PLASTIC
XA3S400-4PQ208Q XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PQFP208, PLASTIC
XA3S400-4PQG208I XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PQFP208, LEAD FR
XA3S400-4PQG208Q XILINX

获取价格

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 125MHz, 8064-Cell, PQFP208, LEAD FR