5秒后页面跳转
X5001PZ-2.7 PDF预览

X5001PZ-2.7

更新时间: 2024-11-26 02:57:39
品牌 Logo 应用领域
瑞萨 - RENESAS 光电二极管
页数 文件大小 规格书
20页 789K
描述
CPU Supervisor

X5001PZ-2.7 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:PDIP, SOIC包装说明:DIP, DIP8,.3
针数:8, 8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.67Is Samacsys:N
可调阈值:YES模拟集成电路 - 其他类型:POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 代码:R-PDIP-T8JESD-609代码:e3
长度:9.525 mm信道数量:1
功能数量:1端子数量:8
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP8,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT APPLICABLE
电源:3/5 V认证状态:Not Qualified
座面最大高度:5.334 mm子类别:Power Management Circuits
最大供电电流 (Isup):5 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):5 V
表面贴装:NO温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT APPLICABLE宽度:7.62 mm
Base Number Matches:1

X5001PZ-2.7 数据手册

 浏览型号X5001PZ-2.7的Datasheet PDF文件第2页浏览型号X5001PZ-2.7的Datasheet PDF文件第3页浏览型号X5001PZ-2.7的Datasheet PDF文件第4页浏览型号X5001PZ-2.7的Datasheet PDF文件第5页浏览型号X5001PZ-2.7的Datasheet PDF文件第6页浏览型号X5001PZ-2.7的Datasheet PDF文件第7页 
DATASHEET  
X5001  
CPU Supervisor  
FN8125  
Rev 1.00  
May 30, 2006  
FEATURES  
DESCRIPTION  
• 200ms power-on reset delay  
This device combines three popular functions, Power-  
on Reset, Watchdog Timer, and Supply Voltage  
Supervision in one package. This combination lowers  
system cost, reduces board space requirements, and  
increases reliability.  
• Low V detection and reset assertion  
CC  
—Five standard reset threshold voltages  
—Adjust low V reset threshold voltage using  
CC  
special programming sequence  
—Reset signal valid to V = 1V  
• Selectable nonvolatile watchdog timer  
—0.2, 0.6, 1.4 seconds  
CC  
The watchdog timer provides an independent protec-  
tion mechanism for microcontrollers. During a system  
failure, the device will respond with a RESET signal  
after a selectable time out interval. The user selects the  
interval from three preset values. Once selected, the  
interval does not change, even after cycling the power.  
—Off selection  
—Select settings through software  
• Long battery life with low power consumption  
—<50µA max standby current, watchdog on  
—<1µA max standby current, watchdog off  
• 2.7V to 5.5V operation  
The user’s system is protected from low voltage condi-  
tions by the device’s low V detection circuitry. When  
CC  
• SPI mode 0 interface  
V
falls below the minimum V trip point, the system  
CC  
CC  
• Built-in inadvertent write protection  
—Power-up/power-down protection circuitry  
Watchdog change latch  
• High reliability  
• Available packages  
—8 Ld TSSOP  
—8 Ld SOIC  
—8 Ld PDIP  
is reset. RESET is asserted until V returns to proper  
operating levels and stabilizes. Five industry standard  
CC  
V
thresholds are available, however, Intersil’s  
TRIP  
unique circuits allow the threshold to be reprogrammed  
to meet custom requirements or to fine-tune the thresh-  
old for applications requiring higher precision.  
The device utilizes Intersil’s proprietary Direct Write  
cell for the watchdog timer control bits and the V  
TRIP  
• Pb-free plus anneal available (RoHS compliant)  
storage element, providing a minimum endurance of  
100,000 write cycles and a minimum data retention of  
100 years.  
BLOCK DIAGRAM  
RESET  
Watchdog  
Transition  
Detector  
Watchdog  
Timer  
SI  
Data  
Register  
Reset &  
Watchdog  
Timebase  
SO  
Command  
Decode &  
Control  
SCK  
CS/WDI  
Logic  
Power-on/  
Low Voltage  
REset  
VCC  
+
-
Generation  
V
TRIP  
FN8125 Rev 1.00  
May 30, 2006  
Page 1 of 20  

与X5001PZ-2.7相关器件

型号 品牌 获取价格 描述 数据表
X5001PZ-2.7A INTERSIL

获取价格

CPU Supervisor
X5001PZ-2.7A RENESAS

获取价格

CPU Supervisor
X5001S8 XICOR

获取价格

CPU Supervisor
X5001S8 INTERSIL

获取价格

CPU Supervisor
X5001S8 RENESAS

获取价格

CPU Supervisor
X5001S8-1.8 ETC

获取价格

Power Supply Supervisor
X5001S8-2.7 XICOR

获取价格

CPU Supervisor
X5001S8-2.7 INTERSIL

获取价格

CPU Supervisor
X5001S8-2.7 RENESAS

获取价格

CPU Supervisor
X5001S8-2.7A XICOR

获取价格

CPU Supervisor