Datasheet > WEDPN16M72VR-125BC

WEDPN16M72VR-125BC

更新时间： 2024-09-29 07:48:27

品牌	Logo	应用领域
美高森美 - MICROSEMI		动态存储器
页数	文件大小	规格书
13页	161K
描述
Synchronous DRAM Module, 16MX72, 5.8ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

WEDPN16M72VR-125BC 数据手册

浏览型号WEDPN16M72VR-125BC的Datasheet PDF文件第2页

浏览型号WEDPN16M72VR-125BC的Datasheet PDF文件第3页

浏览型号WEDPN16M72VR-125BC的Datasheet PDF文件第4页

浏览型号WEDPN16M72VR-125BC的Datasheet PDF文件第5页

浏览型号WEDPN16M72VR-125BC的Datasheet PDF文件第6页

浏览型号WEDPN16M72VR-125BC的Datasheet PDF文件第7页

WEDPN16M72VR-XBX

16MX72REGISTEREDSYNCHRONOUSDRAM

FEATURES

GENERAL DESCRIPTION

The 128MByte (1Gb) SDRAMis a high-speed CMOS, dynamic

random-access,memoryusing5 chipscontaining268,435,456

bits. Each chip is internally configured as a quad-bank DRAM

with a synchronous interface. Each of the chip’s 67,108,864-

bit banks is organized as 8,192 rows by 512 columns by 16

bits. The MCP also incorporates two 16-bit universal bus

drivers for input control signals and addresses.

! Registered for enhanced performance of bus speeds

•

66, 100, 125, 133**MHz

Package:

219 Plastic Ball Grid Array (PBGA), 32 x 25mm

! Single 3.3V ± 0.3V power supply

•

Fully Synchronous; all signals registered on positive

edge of system clock cycle

Read and write accesses to the SDRAM are burst oriented;

accesses start at a selected location and continue for a

programmed number of locations in a programmed se-

quence. Accesses begin with the registration of an ACTIVE

command, which is then followed by a READ or WRITE

command. The address bits registered coincident with the

ACTIVE command are used to select the bank and row to be

accessed (BA0, BA1 select the bank; A0-12 select the row).

The address bits registered coincident with the READ or

WRITE command are used to select the starting column

location for the burst access.

! Internal pipelined operation; column address can be

changed every clock cycle

! Internal banks for hiding row access/precharge

! Programmable Burst length 1,2,4,8 or full page

! 8,192 refresh cycles

! Commercial, Industrial and Military Temperature Ranges

! Organized as 16M x 64

The SDRAM provides for programmable READ or WRITE burst

lengths of 1, 2, 4 or 8 locations, or the full page, with a burst

terminate option. An AUTO PRECHARGE function may be

enabled to provide a self-timed row precharge thatisinitiated

at the end of the burst sequence.

! Weight: WEDPN16M64VR-XBX - 2.5 grams typical

BENEFITS

47% SPACE SAVINGS

Reduced part count

Reduced I/O count

The 1Gb SDRAM uses an internal pipelined architecture to

achieve high-speed operation. This architecture is compat-

ible withthe 2n rule ofprefetcharchitectures, butitalso allows

the column address to be changed on every clock cycle to

achieve a high-speed, fully random access. Precharging one

bank while accessing one of the other three banks will hide

the precharge cycles and provide seamless, high-speed,

random-access operation.

•

40% I/O Reduction

Reduced trace lengths for lower parasitic capacitance

Glueless connection to memory controller/PCI bridge

Suitable for hi-reliability applications

The 1Gb SDRAM is designed to operate in 3.3V, low-power

memory systems. An auto refresh mode is provided, along

with a power-saving, power-down mode.

Laminate interposer for optimum TCE match

Upgradeable to 32M x 72 density (contact factory for

information)

All inputs and outputs are LVTTL compatible. SDRAMs offer

substantialadvancesinDRAMoperatingperformance, includ-

ing the ability to synchronously burst data at a high data rate

with automatic column-address generation, the ability to

interleave between internal banks in order to hide precharge

time and the capability to randomly change column ad-

dresses on each clock cycle during a burst access.

* This product issubjectto change withoutnotice.

* * Available at commercialand industrialtemperatures only.

November2003 Rev. 4

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

12 3 4 5 6 7...13

中文翻译

下载PDF

与WEDPN16M72VR-125BC相关器件

型号	品牌	获取价格	描述	数据表
WEDPN16M72VR-125BM	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX72, 5.8ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M72VR-133B2C	WEDC	获取价格	16MX72 REGISTERED SYNCHRONOUS DRAM
WEDPN16M72VR-133B2I	WEDC	获取价格	16MX72 REGISTERED SYNCHRONOUS DRAM
WEDPN16M72VR-133B2M	WEDC	获取价格	16MX72 REGISTERED SYNCHRONOUS DRAM
WEDPN16M72VR-133B3C	MICROSEMI	获取价格	Synchronous DRAM, 16MX72, 5.5ns, CMOS, PBGA219, 21 X 21 MM, PLASTIC, BGA-219
WEDPN16M72VR-133BC	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX72, 5.4ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M72VR-66BC	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX72, 7.5ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M72VR-66BI	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX72, 7.5ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M72VR-66BM	MICROSEMI	获取价格	Synchronous DRAM Module, 16MX72, 7.5ns, CMOS, PBGA219, 32 X 25 MM, PLASTIC, BGA-219
WEDPN16M72VR-XB2X	WEDC	获取价格	16MX72 REGISTERED SYNCHRONOUS DRAM

与WEDPN16M72VR-125BC相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

24
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

21
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

20
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

32

产品中心

服务支持

精选活动

关于我们

帮助中心

WEDPN16M72VR-125BC

WEDPN16M72VR-125BC 数据手册

与WEDPN16M72VR-125BC相关器件

与WEDPN16M72VR-125BC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

WEDPN16M72VR-125BC

WEDPN16M72VR-125BC 数据手册

与WEDPN16M72VR-125BC相关器件

与WEDPN16M72VR-125BC相关文章

您还可以找

您在本页遇到什么问题？