Datasheet > VSC7216XUI-06

VSC7216XUI-06

更新时间： 2024-02-09 01:41:05

品牌	Logo	应用领域
VITESSE		/
页数	文件大小	规格书
40页	793K
描述
Telecom IC, PBGA256

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

VSC7216XUI-06 技术参数

是否Rohs认证：	符合	生命周期：	Active
包装说明：	BGA, BGA256,20X20,50	Reach Compliance Code：	unknown
风险等级：	5.7	JESD-30 代码：	S-PBGA-B256
端子数量：	256	封装主体材料：	PLASTIC/EPOXY
封装代码：	BGA	封装等效代码：	BGA256,20X20,50
封装形状：	SQUARE	封装形式：	GRID ARRAY
电源：	2.5 V	认证状态：	Not Qualified
子类别：	Other Telecom ICs	最大压摆率：	335 mA
标称供电电压：	2.5 V	表面贴装：	YES
端子形式：	BALL	端子节距：	1.27 mm
端子位置：	BOTTOM	Base Number Matches：	1

VSC7216XUI-06 数据手册

VSC7216-06

Data Sheet

Note that this pattern is found in three special characters, K28.1, K28.5 and K28.7, however, K28.5 is chosen as the

unique IDLE character. Only K28.1 and K28.5 should be used in normal operation. The K28.7 character should be

reserved for test and characterization use.

Character alignment occurs when the deserializer synchronizes the 10-bit character framing boundary to a comma

pattern in the incoming serial data stream. If the receiver identifies a comma pattern in the incoming data stream that

is misaligned to the current framing boundary, then the receiver will re-synchronize the recovered data in order to

align the data to the new comma pattern. Resynchronization ensures that the comma character is output on the

internal 10-bit bus so that bits 0 through 9 equal 0011111xxx or 1100000xxx. If the comma pattern is aligned with the

current framing boundary, resynchronization will not change the current alignment. Resynchronization is always

enabled and cannot be turned off when ENDEC is HIGH. After character resynchronization the VSC7216-06 ensures

that within a link, the 8-bit data sent to the transmitting VSC7216-06 will be recovered by the receiving VSC7216-06

in the same bit locations as the transmitter (i.e., Tn[7:0] = Rn[7:0]). When ENDEC is LOW, Comma detection and

alignment are enabled only if KCHAR is HIGH.

10B/8B Decoder

The 10-bit character from the deserializer is decoded in the 10B/8B decoder, which outputs the 8B data byte and three

bits of status information. If the 10-bit character does not match any valid value, an out-of-band error is generated,

which is output on the receiver status bus. Similarly, if the running disparity of the character does not match the

expected value, a disparity error is generated. The decoder also reports when a K-character is received, and

distinguishes the K28.5 (IDLE) character from other K-characters. This status information is combined with LOS

State Machine status and FIFO error status, to produce the prioritized per-character link status output information (see

Table 9 on page 18).

Elastic Buffer and Channel Deskewing

Elastic buffers are included in each of the four receive channels. Decoded data and status information are written into

these buffers on each channel’s recovered clock and are read on the selected output clock. In addition to allowing

decoded data to easily cross from a channel’s recovered clock domain to its output clock domain, the elastic buffers

facilitate two other functions. Through inter-channel deskewing they allow channel alignment (the reconstruction of a

multi-byte word as presented to the transmitting devices). They also facilitate rate matching through IDLE character

insertion/deletion when the channel’s recovered clock is not frequency-locked to its output clock.

The VSC7216-06 supports three levels of inter-channel deskewing through setting the RXFIFO0 and RXFIFO1 pins.

The amount of deskewing selected directly affects the receiver latency and word alignment capability of the device.

The user is thus enabled to determine the optimum trade-off between deskewing, latency and word alignment for the

particular application. The relationship between these parameters is detailed in “Word Alignment” on page 13.

There are three conditions under which a receive channel’s elastic buffer is recentered. The RESETN input, when

asserted, recenters the read/write pointers in each elasticity buffer. Whenever a comma character is received that

changes the receive character’s framing boundary, the elasticity buffer is recentered. Lastly, it is also recentered

whenever the receiver detects the synchronization point in the Word Sync Sequence. All three of these events are

associated with chip initialization or link initialization and would not occur during normal data transfer. Note that

recentering can result in the loss or duplication of decoded character data and status information.

When a condition changes transmit timing (for example, phase shifts in TBC) or shifts phase/alignment into the

receiver, the user should initiate a Word Sync Event to recenter all elasticity buffers. Otherwise, data corruption could

occur.

10 of 40

G52416, Revision 4.0

December 2006

1...7 8 91011 12 13...40

中文翻译

下载PDF

与VSC7216XUI-06相关器件

型号	品牌	描述	获取价格	数据表
VSC7217	VITESSE	Multi-Gigabit Interconnect Chip	获取价格
VSC7217UC	VITESSE	Multi-Gigabit Interconnect Chip	获取价格
VSC7226	VITESSE	Quad 3.125Gb/s Backplane Transceiver	获取价格
VSC7226-01	MICROSEMI	Ethernet Transceiver, PBGA256, 21 MM, BGA-256	获取价格
VSC7226-02	MICROSEMI	Ethernet Transceiver, PBGA256, 21 MM, BGA-256	获取价格
VSC7226UC-01	MICROSEMI	Telecom IC,	获取价格
VSC7226UC-02	MICROSEMI	Telecom IC,	获取价格
VSC7226UI-01	VITESSE	Ethernet Transceiver, PBGA256, 21 X 21 MM, TBGA-256	获取价格
VSC7251	VITESSE	PCI-Express Serial Attached SCSI Single Chip RAID Controller	获取价格
VSC7280	VITESSE	Dual XAUI - Dual XGMII Octal 0.95 Gbps to 3.25 Gbps Transceiver	获取价格

与VSC7216XUI-06相关文章

晶闸管阳极与阴极之间加电压时控制极的电流流动分析
2024-06-05

6
探究MOS管沟道夹断后载流子传输机制及其电路设计影响
2024-06-05

6
光敏电阻的工作原理、作用及检测方法
2024-06-05

4
ENC28J60以太网控制器全面解析：特性、应用、引脚说明
2024-06-05

2

产品中心

服务支持

精选活动

关于我们

帮助中心

VSC7216XUI-06

VSC7216XUI-06 技术参数

VSC7216XUI-06 数据手册

与VSC7216XUI-06相关器件

与VSC7216XUI-06相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

VSC7216XUI-06

VSC7216XUI-06 技术参数

VSC7216XUI-06 数据手册

与VSC7216XUI-06相关器件

与VSC7216XUI-06相关文章

您还可以找

您在本页遇到什么问题？