V62C1801024L(L)
Ultra Low Power
128K x 8 CMOS SRAM
Functional Description
Features
The V62C1801024L is a low power CMOS Static RAM or-
ganized as 131,072 words by 8 bits. Easy memory expansion
• Ultra Low-power consumption
- Active: 20mA at 70ns
- Stand-by: 5 mA (CMOS input/output)
1 mA CMOS input/output, L version
is provided by an active LOW CE1
, an active HIGH CE2, an
, and Tri-state I/O’s. This device has an a-
active LOW OE
utomatic power-down mode feature when deselected.
• Single +1.8V to 2.2V Power Supply
• Equal access and cycle time
Writing to the device is accomplished by taking Chip E-
) LOW, and Chip Ena-
nable 1 (CE1 ) with Write Enable (WE
ble 2 (CE2) HIGH. Reading from the device is performed by
) with Output Enable (OE)
taking Chip Enable 1 (CE1
• 70/85/100/150 ns access time
LOW while Write Enable (WE ) and Chip Enable 2 (CE2)
is HIGH. The I/O pins are placed in a high-impedance st-
ate when the device is deselected: the outputs are disabled
during a write cycle.
• Easy memory expansion with CE1, CE2
inputs
and OE
• 1.0V data retention mode
The V62C1801024LL comes with a 1V data retention feature
and Lower Standby Power. The V62C1801024L is available in
a 32-pin 8 x 20 mm TSOP1 / STSOP / 48-fpBGA packages.
• TTL compatible, Tri-state input/output
• Automatic power-down when deselected
32-Pin TSOP1 / STSOP (See next page)
Logic Block Diagram
A
11
OE
1
2
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A
9
A
10
A
8
CE1
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
3
INPUT BUFFER
INPUT BUFFER
A13
8
4
A
0
A
A
0
WE
CE
7
5
A1
A1
2
2
6
6
I/O8
I/O
A3
A2
5
A
15
7
7
Vcc
NC
4
8
A
4
A
3
1024
1024
9
A4
A5
X
X
A
16
14
12
3
10
11
12
13
14
15
16
A5
A6
A
2
1024
A6
A7
1
A
1024
I/O1
I/O
A8
A
7
6
5
4
A
0
A9
7
A
0
A
A
1
A2
A3
A
A
A8
OE
COLUMN DECODER
COLUMN DECODER
WE
CONTROL
OE
CE1
CIRCUIT
WE
CONTROL
CE2
A
10
10
A11
A12
A13
A14
A
15
15
A
16
16
CE1
CE2
CIRCUIT
A
9
A
A11
A12
A
13
A
14
A
A
1
REV. 1.1 April 2001 V62C1801024L(L)