Datasheet > UPD720100AS1-2C-A

UPD720100AS1-2C-A

更新时间： 2024-11-04 19:28:07

品牌	Logo	应用领域
日电电子 - NEC		时钟 PC 外围集成电路
页数	文件大小	规格书
32页	304K
描述
USB Bus Controller, CMOS, PBGA176, 15 X 15 MM, 0.80 MM PITCH, PLASTIC, FBGA-176

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

UPD720100AS1-2C-A 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
包装说明：	15 X 15 MM, 0.80 MM PITCH, PLASTIC, FBGA-176	Reach Compliance Code：	compliant
风险等级：	5.73	地址总线宽度：	32
总线兼容性：	PCI	最大时钟频率：	48 MHz
外部数据总线宽度：	32	JESD-30 代码：	S-PBGA-B176
JESD-609代码：	e1	长度：	15 mm
端子数量：	176	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	PLASTIC/EPOXY
封装代码：	LFBGA	封装形状：	SQUARE
封装形式：	GRID ARRAY, LOW PROFILE, FINE PITCH	峰值回流温度（摄氏度）：	NOT SPECIFIED
认证状态：	Not Qualified	座面最大高度：	1.66 mm
最大供电电压：	3.6 V	最小供电电压：	3 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	TIN SILVER COPPER	端子形式：	BALL
端子节距：	0.8 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	15 mm
uPs/uCs/外围集成电路类型：	BUS CONTROLLER, UNIVERSAL SERIAL BUS	Base Number Matches：	1

UPD720100AS1-2C-A 数据手册

浏览型号UPD720100AS1-2C-A的Datasheet PDF文件第2页

浏览型号UPD720100AS1-2C-A的Datasheet PDF文件第3页

浏览型号UPD720100AS1-2C-A的Datasheet PDF文件第4页

浏览型号UPD720100AS1-2C-A的Datasheet PDF文件第5页

浏览型号UPD720100AS1-2C-A的Datasheet PDF文件第6页

DATA SHEET

MOS INTEGRATED CIRCUIT

µPD720100A

USB2.0 HOST CONTROLLER

The µPD720100A complies with the Universal Serial Bus Specification Revision 2.0 and Open Host Controller

Interface Specification for full-/low-speed signaling and Intel's Enhanced Host Controller Interface Specification for

high-speed signaling and works up to 480 Mbps. The µPD720100A is integrated three host controller cores with PCI

interface and USB2.0 transceivers into a single chip.

Detailed function descriptions are provided in the following user’s manual. Be sure to read the manual before designing.

µPD720100A User’s Manual: S15534E

FEATURES

•

Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 1.5/12/480 Mbps)

Compliant with Open Host Controller Interface Specification for USB Rev 1.0a

Compliant with Enhanced Host Controller Interface Specification for USB Rev 0.95

PCI multi-function device consists of two OHCI host controller cores for full-/low-speed signaling and one EHCI

host controller core for high-speed signaling.

•

Root hub with five (max.) downstream facing ports which are shared by OHCI and EHCI host controller core

All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps)

transaction.

•

Configurable number of downstream facing ports (2 to 5)

32-bit 33 MHz host interface compliant to PCI Specification release 2.2.

Supports PCI Mobile Design Guide Revision 1.1.

Supports PCI-Bus Power Management Interface Specification release 1.1.

PCI Bus bus-master access

System clock is generated by 30 MHz X’tal or 48 MHz clock input.

Operational registers direct-mapped to PCI memory space

Legacy support for all downstream facing ports. Legacy support features allow easy migration for motherboard

implementation.

•

3.3 V power supply, PCI signal pins have 5 V tolerant circuit.

ORDERING INFORMATION

Part Number

Package

µPD720100AGM-8ED

µPD720100AGM-8EY

µPD720100AS1-2C

160-pin plastic LQFP (Fine pitch) (24 × 24)

176-pin plastic FBGA (15 × 15)

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for

availability and additional information.

Document No. S15535EJ2V0DS00 (2nd edition)

Date Published October 2002 NS CP (K)

Printed in Japan

The mark shows major revised points.

2001

12 3 4 5 6 7...32

中文翻译

下载PDF

与UPD720100AS1-2C-A相关器件

型号	品牌	获取价格	描述	数据表
UPD720101	NEC	获取价格	USB2.0 HOST CONTROLLER
UPD720101F1-EA8	NEC	获取价格	USB2.0 HOST CONTROLLER
UPD720101F1-EA8	RENESAS	获取价格	USB 2.0 HOST CONTROLLER
UPD720101F1-EA8-A	RENESAS	获取价格	USB 2.0 HOST CONTROLLER
UPD720101F1-EA8-E2-A	RENESAS	获取价格	UNIVERSAL SERIAL BUS CONTROLLER, PBGA144, 12 X 12 MM, 1.58 MM HEIGHT, 0.80 MM PITCH, ROHS
UPD720101GJ-UEN	RENESAS	获取价格	USB 2.0 HOST CONTROLLER
UPD720101GJ-UEN	NEC	获取价格	USB2.0 HOST CONTROLLER
UPD720101GJ-UEN-A	RENESAS	获取价格	USB 2.0 HOST CONTROLLER
UPD720102	NEC	获取价格	PRELIMINARY PRODUCT BRIEF, USB 2.0 HOST CONTROLLER
UPD720102F1-CA7-A	NEC	获取价格	USB Bus Controller, CMOS, PBGA121, 8 X 8 MM, LEAD FREE, PLASTIC, FBGA-121

与UPD720100AS1-2C-A相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD720100AS1-2C-A

UPD720100AS1-2C-A 技术参数

UPD720100AS1-2C-A 数据手册

与UPD720100AS1-2C-A相关器件

与UPD720100AS1-2C-A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD720100AS1-2C-A

UPD720100AS1-2C-A 技术参数

UPD720100AS1-2C-A 数据手册

与UPD720100AS1-2C-A相关器件

与UPD720100AS1-2C-A相关文章

您还可以找

您在本页遇到什么问题？