5秒后页面跳转
UPD4701AGT PDF预览

UPD4701AGT

更新时间: 2024-11-13 12:24:59
品牌 Logo 应用领域
日电电子 - NEC 计数器触发器逻辑集成电路光电二极管
页数 文件大小 规格书
16页 83K
描述
MOS INTEGRATED CIRCUIT

UPD4701AGT 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.375 INCH, PLASTIC, SOP-24
针数:24Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.91
Is Samacsys:N计数方向:BIDIRECTIONAL
系列:4000/14000/40000JESD-30 代码:R-PDSO-G24
JESD-609代码:e0负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER工作模式:ASYNCHRONOUS
位数:12功能数量:1
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):100 ns
认证状态:Not Qualified座面最大高度:2.9 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.2 mmBase Number Matches:1

UPD4701AGT 数据手册

 浏览型号UPD4701AGT的Datasheet PDF文件第2页浏览型号UPD4701AGT的Datasheet PDF文件第3页浏览型号UPD4701AGT的Datasheet PDF文件第4页浏览型号UPD4701AGT的Datasheet PDF文件第5页浏览型号UPD4701AGT的Datasheet PDF文件第6页浏览型号UPD4701AGT的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD4701A  
INCREMENTAL ENCODER COUNTER  
DESCRIPTION  
The µPD4701A is a counter for an X, Y 2-axis incremental encoder. When a two-phase encoder signal is input  
for the X and Y axes, direction discrimination and computation is performed, and count data is output in 8-bit parallel  
form. In addition, a 3-contact-point input buffer is incorporated, which is useful for applications which use a pointing  
device such as a mouse or track-ball. The CPU checks the switch input flag or count flag and reads the 12-bit count  
data in two operations, one for the lower byte and one for the upper byte. The key input flag is output together with  
the count data in the upper byte.  
FEATURES  
X, Y 2-axis incremental encoder counter  
Counter input (Schmitt-triggered input)  
X axis: XA, XB 2-phase signal  
4-multiplication count method used  
Y axis: YA, YB 2-phase signal  
Counters: 12-bit binary up/down counters (2 sets, X & Y)  
Reset value: 000H  
Count data output: 8-bit parallel latch output × 2 (including key input flag)  
On-chip 3-contact-point key input buffer circuit  
CMOS  
Single +5 V power supply  
PIN CONFIGURATION (Top View)  
PIN NAMES  
XA, YA : A-phase inputs  
XB, YB : B-phase inputs  
RIGHT  
XA  
XB  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
VDD  
D7  
2
RESET X  
YA  
3
D6  
LEFT  
MIDDLE  
CS  
Key inputs  
4
D5  
YB  
: Chip Select  
5
D4  
X/Y  
: X/Y Counter Select  
: Upper/Lower Byte Select  
RESET Y  
RIGHT  
LEFT  
MIDDLE  
SF  
6
D3  
U/L  
7
D2  
D0 to 7 : Data outputs  
8
D1  
CF  
SF  
: Count flag RESET X Counter  
: Count flag RESET Y reset inputs  
9
D0  
10  
11  
12  
CS  
X/Y  
U/L  
CF  
VSS  
Document No. IC-3303 (1st edition)  
(O. D. No. IC-6947A)  
Date Published March 1997 P  
Printed in Japan  
1993  
©

与UPD4701AGT相关器件

型号 品牌 获取价格 描述 数据表
UPD4702 NEC

获取价格

INCREMENTAL ENCODER 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
UPD4702C NEC

获取价格

INCREMENTAL ENCODER 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
UPD4702C-A NEC

获取价格

暂无描述
UPD4702G NEC

获取价格

INCREMENTAL ENCODER 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
UPD4702G-A NEC

获取价格

暂无描述
UPD4704 NEC

获取价格

EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
UPD4704C NEC

获取价格

EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
UPD4704C RENESAS

获取价格

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, P
UPD4704G NEC

获取价格

EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS
UPD4704G RENESAS

获取价格

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, P