Datasheet > UPD4481162

UPD4481162

更新时间： 2024-11-20 22:40:27

品牌	Logo	应用领域
日电电子 - NEC		静态存储器
页数	文件大小	规格书
28页	400K
描述
8M-BIT ZEROSB SRAM PIPELINED OPERATION

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UPD4481162 数据手册

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4481162, 4481182, 4481322, 4481362

8M-BIT ZEROSB^TMSRAM

PIPELINED OPERATION

Description

The µPD4481162 is a 524,288-word by 16-bit, the µPD4481182 is a 524,288-word by 18-bit, the µPD4481322 is a

262,144-word by 32-bit and the µPD4481362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with

advanced CMOS technology using full CMOS six-transistor memory cell.

The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are optimized to eliminate dead cycles for read to

write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the

single clock input (CLK).

The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are suitable for applications which require

synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).

In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal

operation.

The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

• Low voltage core supply : V_DD= 3.3 ± 0.165 V (-A44, -A50, -A60, -A75, -A44Y, -A50Y, -A60Y, -A75Y)

V_DD= 2.5 ± 0.125 V (-C60, -C75, -C60Y, -C75Y)

• Synchronous operation

• Operating temperature : T_A= 0 to 70 °C (-A44, -A50, -A60, -A75, -C60, -C75)

T_A= −40 to +85 °C (-A44Y, -A50Y, -A60Y, -A75Y, -C60Y, -C75Y)

• 100 percent bus utilization

• Internally self-timed write control

• Burst read / write : Interleaved burst and linear burst sequence

• Fully registered inputs and outputs for pipelined operation

• All registers triggered off positive clock edge

• 3.3V or 2.5V LVTTL Compatible : All inputs and outputs

• Fast clock access time : 2.8 ns (225 MHz), 3.2 ns (200 MHz), 3.5 ns (167 MHz) , 4.2 ns (133 MHz)

• Asynchronous output enable : /G

• Burst sequence selectable : MODE

• Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

• Separate byte write enable : /BW1 to /BW4 (µPD4481322 and µPD4481362)

/BW1 and /BW2 (µPD4481162 and µPD4481182)

• Three chip enables for easy depth expansion

• Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M15562EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark shows major revised points.

2001

12 3 4 5 6 7...28

中文翻译

下载PDF

与UPD4481162相关器件

型号	品牌	获取价格	描述	数据表
UPD4481162F9-A60-EQX	NEC	获取价格	ZBT SRAM, 512KX16, 3.5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
UPD4481162F9-C50-EQX	NEC	获取价格	ZBT SRAM, 512KX16, 3.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
UPD4481162F9-C75-EQX	NEC	获取价格	ZBT SRAM, 512KX16, 4.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
UPD4481162GF-A44	NEC	获取价格	8M-BIT ZEROSB SRAM PIPELINED OPERATION
UPD4481162GF-A44-A	RENESAS	获取价格	IC,SYNC SRAM,512KX16,CMOS,QFP,100PIN,PLASTIC
UPD4481162GF-A44Y-A	RENESAS	获取价格	IC,SYNC SRAM,512KX16,CMOS,QFP,100PIN,PLASTIC
UPD4481162GF-A50	NEC	获取价格	8M-BIT ZEROSB SRAM PIPELINED OPERATION
UPD4481162GF-A50Y	RENESAS	获取价格	IC,SYNC SRAM,512KX16,CMOS,QFP,100PIN,PLASTIC
UPD4481162GF-A60	NEC	获取价格	8M-BIT ZEROSB SRAM PIPELINED OPERATION
UPD4481162GF-A60Y	NEC	获取价格	暂无描述

与UPD4481162相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD4481162

UPD4481162 数据手册

与UPD4481162相关器件

与UPD4481162相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

UPD4481162

UPD4481162 数据手册

与UPD4481162相关器件

与UPD4481162相关文章

您还可以找

您在本页遇到什么问题？