5秒后页面跳转
UPD12115T1F-E2-AT PDF预览

UPD12115T1F-E2-AT

更新时间: 2024-10-30 03:29:59
品牌 Logo 应用领域
日电电子 - NEC 线性稳压器IC调节器电源电路输出元件
页数 文件大小 规格书
10页 193K
描述
MOS INTEGRATED CIRCUIT

UPD12115T1F-E2-AT 技术参数

生命周期:Transferred包装说明:LEAD FREE, TO-252, MP-3ZK, 6 PIN
Reach Compliance Code:unknown风险等级:5.7
Is Samacsys:N最大输入电压:5.5 V
最小输入电压:2.5 VJESD-30 代码:R-PSSO-G4
长度:6.5 mm功能数量:1
端子数量:4工作温度TJ-Max:150 °C
工作温度TJ-Min:-40 °C最大输出电流 1:1 A
最大输出电压 1:1.545 V最小输出电压 1:1.455 V
标称输出电压 1:1.5 V封装主体材料:PLASTIC/EPOXY
封装代码:TO-252封装形状:RECTANGULAR
封装形式:SMALL OUTLINE认证状态:Not Qualified
调节器类型:FIXED POSITIVE SINGLE OUTPUT STANDARD REGULATOR座面最大高度:2.65 mm
表面贴装:YES技术:CMOS
端子形式:GULL WING端子节距:1.14 mm
端子位置:SINGLE宽度:6.1 mm
Base Number Matches:1

UPD12115T1F-E2-AT 数据手册

 浏览型号UPD12115T1F-E2-AT的Datasheet PDF文件第2页浏览型号UPD12115T1F-E2-AT的Datasheet PDF文件第3页浏览型号UPD12115T1F-E2-AT的Datasheet PDF文件第4页浏览型号UPD12115T1F-E2-AT的Datasheet PDF文件第5页浏览型号UPD12115T1F-E2-AT的Datasheet PDF文件第6页浏览型号UPD12115T1F-E2-AT的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
μ PD12115  
1.5 V/1.0 A GENERAL-PURPOSE  
CMOS REGULATOR  
DESCRIPTION  
μ PD12115 is a general-purpose CMOS regulator which has 1.5 V output voltage and 1.0 A output current capacity.  
This product is suitable for low power-supply-voltage LSI etc. By ON/OFF function, the power consumption can be  
kept low level at the time of off-state.  
FEATURES  
PIN CONFIGURATION (Marking Side)  
Output Current: 1.0 A  
5-PIN TO-252 (5-PIN MP-3ZK)  
Output Voltage: 1.5 V (Fixed type)  
Output Voltage Tolerance: VO 2.0% (TJ = 25°C)  
Dropout Voltage: VDIF = 1.0 V MAX. (IO = 1.0 A)  
Quiescent Current: 150 μ A TYP. (IO = 0 A)  
Standby Current: 1 μ A  
6
1. INPUT  
2. ON/OFF  
3. GND Note  
4. NC  
1
2 3 4 5  
Available for laminated ceramic capacitor: (Electric capacity 10 μ F or higher)  
On-chip over-current protection circuit  
On-chip thermal shut down circuit  
5. OUTPUT  
6. GND (Fin)  
Note No.3 pin is cut and can not be connected  
to substrate. No.6 is Fin and common to  
GND pin.  
APPLICATIONS  
This regulator is suitable for low power-supply-voltage LSI which is used in digital appliances etc.  
BLOCK DIAGRAM  
V
IN  
ON/OFF  
ON/OFF  
Buffer  
Over-current  
protection  
+
V
OUT  
Error  
amp.  
+
Reference  
voltage  
Constant  
Current  
Thermal  
shut down  
Triming  
GND  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all products and/or types are available in every country. Please check with an NEC Electronics  
sales representative for availability and additional information.  
Document No. G18851EJ1V0DS00 (1st edition)  
Date Published July 2007 NS  
Printed in Japan  
2007  

与UPD12115T1F-E2-AT相关器件

型号 品牌 获取价格 描述 数据表
UPD121A10 NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121A10T1F NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121A10T1F-E1-AT NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121A10T1F-E2-AT NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121W00AT1F NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121W00AT1F-AT RENESAS

获取价格

UPD121W00AT1F-AT
UPD121W00AT1F-E1-AT NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121W00AT1F-E2-AT NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121W18AT1F NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD121W18AT1F-AT RENESAS

获取价格

暂无描述