UC1527BQ

更新时间： 2024-11-05 03:57:27

品牌	Logo	应用领域
德州仪器 - TI		脉冲
页数	文件大小	规格书
14页	651K
描述
Regulating Pulse Width Modulators

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UC1527BQ 数据手册

application

INFO

UC1525B UC1527B

UC2525B UC2527B

UC3525B UC3527B

available

Regulating Pulse Width Modulators

FEATURES

DESCRIPTION

• 8 to 35V Operation

The UC1525B/1527B series of pulse width modulator integrated circuits

are designed to offer improved performance and lowered external parts

count when used in designing all types of switching power supplies. The

on-chip +5.1V buried zener reference is trimmed to ±0.75% and the input

common-mode range of the error amplifier includes the reference voltage,

eliminating external resistors. A sync input to the oscillator allows multiple

units to be slaved or a single unit to be synchronized to an external system

clock. A single resistor between the CT and the discharge terminals provide

a wide range of dead time adjustment. These devices also feature built-in

soft-start circuitry with only an external timing capacitor required. A shut-

down terminal controls both the soft-start circuitry and the output stages,

providing instantaneous turn off through the PWM latch with pulsed shut-

down, as well as soft-start recycle with longer shutdown commands. These

functions are also controlled by an undervoltage lockout which keeps the

outputs off and the soft-start capacitor discharged for sub-normal input volt-

ages. This lockout circuitry includes approximately 500mV of hysteresis for

jitter-free operation. Another feature of these PWM circuits is a latch follow-

ing the comparator. Once a PWM pulse has been terminated for any rea-

son, the outputs will remain off for the duration of the period. The latch is

reset with each clock pulse. The output stages are totem-pole designs ca-

pable of sourcing or sinking in excess of 200mA. The UC1525B output

stage features NOR logic, giving a LOW output for an OFF state. The

UC1527B utilizes OR logic which results in a HIGH output level when OFF.

• 5.1V Buried Zener Reference

Trimmed to ±0.75%

• 100Hz to 500kHz Oscillator Range

• Separate Oscillator Sync Terminal

• Adjustable Deadtime Control

• Internal Soft-Start

• Pulse-by-Pulse Shutdown

• Input Undervoltage Lockout with

Hysteresis

• Latching PWM to Prevent Multiple

Pulses

• Dual Source/Sink Output Drivers

• Low Cross Conduction Output Stage

• Tighter Reference Specifications

BLOCK DIAGRAM

UDG-95055

SLUS376 JULY 1995

12 3 4 5 6 7...14

中文翻译

下载PDF

与UC1527BQ相关器件

型号	品牌	获取价格	描述	数据表
UC1543	TI	获取价格	Power Supply Supervisory Circuit
UC1543_13	TI	获取价格	Power Supply Supervisory Circuit
UC1543_16	TI	获取价格	Power Supply Supervisory Circuit
UC1543DW	TI	获取价格	1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, SOIC-16
UC1543J	TI	获取价格	Power Supply Supervisory Circuit
UC1543J883B	TI	获取价格	Power Supply Supervisory Circuit
UC1543L	TI	获取价格	Power Supply Supervisory Circuit
UC1543L883B	TI	获取价格	Power Supply Supervisory Circuit
UC1543Q	TI	获取价格	暂无描述
UC1543W883B	TI	获取价格	Power Supply Supervisory Circuit