TRF3762
www.ti.com ....................................................................................................................................................... SLWS205A–JANUARY 2008–REVISED MAY 2008
INTEGER-N PLL WITH INTEGRATED VCO
1
FEATURES
(See Note A)
R2
•
Fully Integrated VCO
C1
C3
R1
C2
•
Low Phase Noise: –137dBc/Hz
at 600kHz, fVCO of 1.9GHz
C4
1000 pF
•
•
•
Low Noise Floor: –158dBc/Hz at 10MHz Offset
Integer-N PLL
Input Reference Frequency range:
10MHz to 104MHz
40 39 38 37 36 35 34 33 32 31
PD_OUTBUF
CHIP_EN
CLOCK
1
30
29
28
27
26
25
24
23
22
21
GND
R3
2.37 kΩ
2
AVDD_BIAS
RBIAS1
3
•
•
•
•
•
•
VCO Frequency Divided by 2-4 Output
Output Buffer Enable Pin
4
DATA
GND
5
STROBE
DGND
VCTRL_IN
AVDD_VCO
AVDD_BUF
TRF3762
(TOP VIEW)
6
Programmable Charge Pump Current
Hardware and Software Power Down
3-Wire Serial Interface
7
DGND
8
DVDD1
AVDD_CAPARRAY
GND
9
AVDD_PRES
GND
10
AVDD
11 12 13 14 15 16 17 18 19 20
Single Supply: 4.5V to 5.25V Operation
APPLICATIONS
•
Wireless Infrastructure
R4
4.75 kΩ
–
–
–
–
–
–
WCDMA, CDMA, GSM
Wideband Transceivers
Wireless Local Loop
RFID Transceivers
Clock generation
C7
1000 pF
R5
120 Ω
R6
120 Ω
V
DD
V
DD
C5
10 pF
C6
10 pF
LOAD
A. See the Application Information section for
Loop Filter Design procedures.
IF LO generation
AVAILABLE DEVICE OPTIONS
Div by 1
Div by 2
Div by 4
PART NUMBER
Fstart
Fstop
Fstart
Fstop
Fstart
Fstop
TRF3762-E
1805
1936
902.5
968
451.25
484
DESCRIPTION
TRF3762-E is a high performance, highly integrated frequency synthesizer, optimized for high performance
applications. The device includes a low-noise, voltage-controlled oscillator (VCO) and an integer-N PLL.
TRF3762-E integrates divide-by 1, 2, or 4 options for a more flexible output frequency range. The device is
controlled through a 3-wire serial-programming-interface (SPI) interface. For power sensitive applications, the
device can be powered down by the SPI interface or externally via CHIP_EN (pin 2).
The TRF3762-E offers the ability to reduce lock time when compared to the TRF3761-E device. The TRF3762-E
was designed so that the external loop filter is the determining factor in the setting of lock time. Typical lock times
for the TRF3762-E are less than 350µs (depending on the loop filter circuit). All other features of the TRF3762-E
are identical to the TRF3761-E including superior phase noise and spurious output as well as the programming
model and register mapping. The TRF3762-E is pin-to-pin compatible to the TRF3761-E.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2008, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.