5秒后页面跳转
TPS51200-Q1 PDF预览

TPS51200-Q1

更新时间: 2024-11-23 12:21:59
品牌 Logo 应用领域
德州仪器 - TI 稳压器双倍数据速率
页数 文件大小 规格书
36页 951K
描述
SINK/SOURCE DDR TERMINATION REGULATOR

TPS51200-Q1 数据手册

 浏览型号TPS51200-Q1的Datasheet PDF文件第2页浏览型号TPS51200-Q1的Datasheet PDF文件第3页浏览型号TPS51200-Q1的Datasheet PDF文件第4页浏览型号TPS51200-Q1的Datasheet PDF文件第5页浏览型号TPS51200-Q1的Datasheet PDF文件第6页浏览型号TPS51200-Q1的Datasheet PDF文件第7页 
TPS51200-Q1  
www.ti.com  
SLUS984A NOVEMBER 2009REVISED APRIL 2012  
SINK/SOURCE DDR TERMINATION REGULATOR  
Check for Samples: TPS51200-Q1  
1
FEATURES  
APPLICATIONS  
2
Qualified for Automotive Applications  
Memory Termination Regulator for DDR,  
DDR2, DDR3, and Low Power DDR3/DDR4  
Input Voltage: Supports 2.5-V Rail and 3.3-V  
Rail  
Notebook/Desktop/Server  
VLDOIN Voltage Range: 1.1 V to 3.5 V  
Telecom/Datacom, GSM Base Station, LCD-  
TV/PDP-TV, Copier/Printer, Set-Top Box  
Sink/Source Termination Regulator Includes  
Droop Compensation  
DESCRIPTION  
The TPS51200 is a sink/source Double Data Rate  
(DDR) termination regulator specifically designed for  
low input voltage, low-cost, low-noise systems where  
space is a key consideration.  
Requires Minimum Output Capacitance of 20-  
μF (typically 3 × 10-μF MLCCs) for Memory  
Termination Applications (DDR)  
PGOOD to Monitor Output Regulation  
EN Input  
The TPS51200 maintains a fast transient response  
and only requires a minimum output capacitance of  
20 μF. The TPS51200 supports a remote sensing  
function and all power requirements for DDR, DDR2,  
DDR3, and Low Power DDR3/DDR4 VTT bus  
termination.  
REFIN Input Allows for Flexible Input Tracking  
Either Directly or Through Resistor Divider  
Remote Sensing (VOSNS)  
±10-mA Buffered Reference (REFOUT)  
Built-in Soft Start, UVLO and OCL  
Thermal Shutdown  
In addition, the TPS51200 provides an open-drain  
PGOOD signal to monitor the output regulation and  
an EN signal that can be used to discharge VTT  
during S3 (suspend to RAM) for DDR applications.  
Meets DDR, DDR2 JEDEC Specifications;  
Supports DDR3 and Low-Power DDR3/DDR4  
VTT Applications  
The TPS51200 is available in the thermally-efficient  
SON-10 PowerPAD package, and is rated both  
Green and Pb-free. It is specified from -40°C to  
125°C.  
SON-10 PowerPAD™ Package  
STANDARD DDR APPLICATION  
TPS51200  
REFIN  
VDDQ  
1
VIN 10  
3.3 VIN  
VLDOIN  
VTT  
2
3
4
5
VLDOIN PGOOD  
9
8
7
6
PGOOD  
VO  
GND  
EN  
PGND  
SLP_S3  
VTTREF  
VOSNS REFOUT  
0.1 mF  
UDG-08025  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
PowerPAD is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2009–2012, Texas Instruments Incorporated  
 

与TPS51200-Q1相关器件

型号 品牌 获取价格 描述 数据表
TPS51200-Q1_15 TI

获取价格

Sink and Source DDR Termination Regulator
TPS51200QDRCRQ1 TI

获取价格

SINK/SOURCE DDR TERMINATION REGULATOR
TPS51206 TI

获取价格

2-A Peak Sink/Source DDR Termination Regulator with VTTREF Buffered Reference
TPS51206DSQR TI

获取价格

具有用于 DDR2/3/3L/4 的 VTTREF 缓冲基准的 2A 峰值灌电流/拉电流
TPS51206DSQT TI

获取价格

具有用于 DDR2/3/3L/4 的 VTTREF 缓冲基准的 2A 峰值灌电流/拉电流
TPS5120DBT TI

获取价格

DUAL OUTPUT, TWO PHASE SYNCHRONOUS BUCK DC/DC CONTROLLER
TPS5120DBTR TI

获取价格

DUAL OUTPUT, TWO PHASE SYNCHRONOUS BUCK DC/DC CONTROLLER
TPS5120DBTRG4 TI

获取价格

4.5V 至 28V、双路输出、两相同步降压控制器 | DBT | 30 | -40 to
TPS5120-EP TI

获取价格

DUAL OUTPUT, TWO-PHASE SYNCHRONOUS BUCK DC/DC CONTROLLER
TPS5120EVM-151 TI

获取价格

DUAL OUTPUT, TWO PHASE SYNCHRONOUS BUCK DC/DC CONTROLLER