5秒后页面跳转
TMS320LC541BPZ-66 PDF预览

TMS320LC541BPZ-66

更新时间: 2024-10-29 02:58:31
品牌 Logo 应用领域
德州仪器 - TI 时钟外围集成电路
页数 文件大小 规格书
63页 864K
描述
FIXED-POINT DIGITAL SIGNAL PROCESSORS

TMS320LC541BPZ-66 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFP包装说明:LFQFP, QFP100,.63SQ,20
针数:100Reach Compliance Code:compliant
HTS代码:8542.31.00.01Factory Lead Time:1 week
风险等级:5.81地址总线宽度:16
桶式移位器:YES位大小:16
边界扫描:YES最大时钟频率:20 MHz
外部数据总线宽度:16格式:FIXED POINT
内部总线架构:MULTIPLEJESD-30 代码:S-PQFP-G100
JESD-609代码:e4长度:14 mm
低功率模式:YES湿度敏感等级:1
端子数量:100封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP100,.63SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not QualifiedRAM(字数):5120
座面最大高度:1.6 mm子类别:Digital Signal Processors
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:14 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

TMS320LC541BPZ-66 数据手册

 浏览型号TMS320LC541BPZ-66的Datasheet PDF文件第2页浏览型号TMS320LC541BPZ-66的Datasheet PDF文件第3页浏览型号TMS320LC541BPZ-66的Datasheet PDF文件第4页浏览型号TMS320LC541BPZ-66的Datasheet PDF文件第5页浏览型号TMS320LC541BPZ-66的Datasheet PDF文件第6页浏览型号TMS320LC541BPZ-66的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢉꢊ  
ꢋ ꢌꢍ ꢎꢏꢐꢑꢒ ꢌ ꢓꢀ ꢏꢌ ꢔꢌ ꢀꢕꢖ ꢂꢌ ꢔ ꢓꢕꢖ ꢑꢗ ꢒ ꢇꢎ ꢂ ꢂꢒ ꢗ  
SPRS078G − SEPTEMBER 1998 − REVISED OCTOBER 2004  
D
D
D
Advanced Multibus Architecture With Three  
Separate 16-Bit Data Memory Buses and  
One Program Memory Bus  
D
D
D
D
Arithmetic Instructions With Parallel Store  
and Parallel Load  
Conditional Store Instructions  
Fast Return From Interrupt  
40-Bit Arithmetic Logic Unit (ALU)  
Including a 40-Bit Barrel Shifter and Two  
Independent 40-Bit Accumulators  
On-Chip Peripherals  
− Software-Programmable Wait-State  
Generator and Programmable Bank  
Switching  
− On-Chip Phase-Locked Loop (PLL) Clock  
Generator With Internal Oscillator or  
External Clock Source  
− Time-Division Multiplexed (TDM) Serial  
Port  
− Buffered Serial Port (BSP)  
− 8-Bit Parallel Host Port Interface (HPI)  
− One 16-Bit Timer  
17- × 17-Bit Parallel Multiplier Coupled to a  
40-Bit Dedicated Adder for Non-Pipelined  
Single-Cycle Multiply/Accumulate (MAC)  
Operation  
D
D
D
Compare, Select, and Store Unit (CSSU) for  
the Add/Compare Selection of the Viterbi  
Operator  
Exponent Encoder to Compute an  
Exponent Value of a 40-Bit Accumulator  
Value in a Single Cycle  
− External-Input/Output (XIO) Off Control  
to Disable the External Data Bus,  
Address Bus and Control Signals  
Two Address Generators With Eight  
Auxiliary Registers and Two Auxiliary  
Register Arithmetic Units (ARAUs)  
D
Power Consumption Control With IDLE1,  
IDLE2, and IDLE3 Instructions With  
Power-Down Modes  
D
D
D
Data Bus With a Bus Holder Feature  
Address Bus With a Bus Holder Feature  
Extended Addressing Mode for 8M × 16-Bit  
Maximum Addressable External Program  
Space  
D
D
CLKOUT Off Control to Disable CLKOUT  
On-Chip Scan-Based Emulation Logic,  
IEEE Std 1149.1 (JTAG) Boundary Scan  
D
D
D
D
D
D
D
D
192K × 16-Bit Maximum Addressable  
Memory Space (64K Words Program,  
64K Words Data, and 64K Words I/O)  
Logic  
D
D
D
D
12.5-ns Single-Cycle Fixed-Point  
Instruction Execution Time (80 MIPS) for  
3.3-V Power Supply)  
On-Chip ROM with Some Configurable to  
Program/Data Memory  
10-ns Single-Cycle Fixed-Point Instruction  
Execution Time (100 MIPS) for 3.3-V Power  
Supply (2.5-V Core)  
Dual-Access On-Chip RAM  
Single-Access On-Chip RAM  
Single-Instruction Repeat and  
Block-Repeat Operations for Program Code  
8.3-ns Single-Cycle Fixed-Point Instruction  
Execution Time (120 MIPS) for 3.3-V Power  
Supply (2.5-V Core)  
Block-Memory-Move Instructions for Better  
Program and Data Management  
Available in a 144-Pin Plastic Thin Quad  
Flatpack (TQFP) (PGE Suffix) and a 144-Pin  
Ball Grid Array (BGA) (GGU Suffix)  
Instructions With a 32-Bit Long Word  
Operand  
Instructions With Two- or Three-Operand  
Reads  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor s and disclaimers thereto appears at the end of this data sheet.  
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.  
All trademarks are the property of their respective owners.  
ꢀꢤ  
Copyright 2004, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
 

TMS320LC541BPZ-66 替代型号

型号 品牌 替代类型 描述 数据表
TMS320LC543PZ1-50 TI

类似代替

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC543PZ1-40 TI

类似代替

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC541PZ1-40 TI

类似代替

FIXED-POINT DIGITAL SIGNAL PROCESSORS

与TMS320LC541BPZ-66相关器件

型号 品牌 获取价格 描述 数据表
TMS320LC541PZ1-40 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC541PZ1-80 TI

获取价格

MIXED DSP
TMS320LC541PZ2-40 TI

获取价格

Digital Signal Processor 100-LQFP
TMS320LC541PZ2-66 TI

获取价格

MIXED DSP
TMS320LC541PZ2-80 TI

获取价格

IC MIXED DSP, Digital Signal Processor
TMS320LC541PZ-40 TI

获取价格

16-BIT, 100MHz, OTHER DSP, PQFP100, PLASTIC, QFP-100
TMS320LC541PZ50 TI

获取价格

16-BIT, 100MHz, OTHER DSP, PQFP100, PLASTIC, QFP-100
TMS320LC541PZ-50 TI

获取价格

IC 16-BIT, 100 MHz, OTHER DSP, PQFP100, PLASTIC, QFP-100, Digital Signal Processor
TMS320LC541PZ-80 TI

获取价格

16-BIT, 160MHz, OTHER DSP, PQFP100, PLASTIC, TQFP-100
TMS320LC541PZL TI

获取价格

16-BIT, OTHER DSP, PQFP100