5秒后页面跳转
TMS320LC52PZ80 PDF预览

TMS320LC52PZ80

更新时间: 2024-10-28 20:08:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
87页 1247K
描述
IC,DSP,16-BIT,CMOS,QFP,100PIN,PLASTIC

TMS320LC52PZ80 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFP, QFP100,.63SQ,20Reach Compliance Code:not_compliant
风险等级:5.92位大小:16
格式:FIXED POINTJESD-30 代码:S-PQFP-G100
端子数量:100最高工作温度:85 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP100,.63SQ,20
封装形状:SQUARE封装形式:FLATPACK
电源:3.3 V认证状态:Not Qualified
RAM(字数):1056子类别:Digital Signal Processors
最大压摆率:88 mA标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
Base Number Matches:1

TMS320LC52PZ80 数据手册

 浏览型号TMS320LC52PZ80的Datasheet PDF文件第2页浏览型号TMS320LC52PZ80的Datasheet PDF文件第3页浏览型号TMS320LC52PZ80的Datasheet PDF文件第4页浏览型号TMS320LC52PZ80的Datasheet PDF文件第5页浏览型号TMS320LC52PZ80的Datasheet PDF文件第6页浏览型号TMS320LC52PZ80的Datasheet PDF文件第7页 
TMS320C5x, TMS320LC5x  
DIGITAL SIGNAL PROCESSORS  
SPRS030A – APRIL 1995 – REVISED APRIL 1996  
Powerful 16-Bit TMS320C5x CPU  
Multiple Phase-Locked Loop (PLL)  
Clocking Options (×1, ×2, ×3, ×4, ×5, ×9  
Depending on Device)  
20-, 25-, 35-, and 50-ns Single-Cycle  
Instruction Execution Time for 5-V  
Operation  
Block Moves for Data/Program  
Management  
25-, 40-, and 50-ns Single-Cycle Instruction  
Execution Time for 3-V Operation  
On-Chip Scan-Based Emulation Logic  
Boundary Scan  
Single-Cycle 16 × 16-Bit Multiply/Add  
224K × 16-Bit Maximum Addressable  
External Memory Space (64K Program, 64K  
Data, 64K I/O, and 32K Global)  
Five Packaging Options  
– 100-Pin Quad Flat Package (PJ Suffix)  
– 100-Pin Thin Quad Flat Package  
(PZ Suffix)  
– 128-Pin Thin Quad Flat Package  
(PBK Suffix)  
– 132-Pin Quad Flat Package (PQ Suffix)  
– 144-Pin Thin Quad Flat Package  
(PGE Suffix)  
2K, 4K, 8K, 16K, 32K × 16-Bit Single-Access  
On-Chip Program ROM  
1K, 3K, 6K, 9K × 16-Bit Single-Access  
On-Chip Program/Data RAM (SARAM)  
1K Dual-Access On-Chip Program/Data  
RAM (DARAM)  
Low Power Dissipation and Power-Down  
Modes:  
– 47 mA (2.35 mA/MIP) at 5 V, 40-MHz  
Clock (Average)  
Full-Duplex Synchronous Serial Port for  
Coder/Decoder Interface  
Time-Division-Multiplexed (TDM) Serial Port  
– 23 mA (1.15 mA/MIP) at 3 V, 40-MHz  
Clock (Average)  
– 10 mA at 5 V, 40-MHz Clock (IDLE1 Mode)  
– 3 mA at 5 V, 40-MHz Clock (IDLE2 Mode)  
– 5 µA at 5 V, Clocks Off (IDLE2 Mode)  
Hardware or Software Wait-State  
Generation Capability  
On-Chip Timer for Control Operations  
Repeat Instructions for Efficient Use of  
Program Space  
High-Performance Static CMOS Technology  
Buffered Serial Port  
Host Port Interface  
IEEE Standard 1149.1 Test-Access Port  
(JTAG)  
description  
The TMS320C5x generation of the Texas Instruments (TI ) TMS320 digital signal processors (DSPs) is  
fabricated with static CMOS integrated circuit technology; the architectural design is based upon that of an  
earlier TI DSP, the TMS320C25. The combination of advanced Harvard architecture, on-chip peripherals,  
on-chip memory, and a highly specialized instruction set is the basis of the operational flexibility and speed of  
the ’C5x devices. They execute up to 50 million instructions per second (MIPS).  
The ’C5x devices offer these advantages:  
Enhanced TMS320 architectural design for increased performance and versatility  
Modular architectural design for fast development of spin-off devices  
Advanced integrated-circuit processing technology for increased performance  
Upward-compatible source code (source code for ’C1x and ’C2x DSPs is upward compatible with ’C5x DSPs.)  
Enhanced TMS320 instruction set for faster algorithms and for optimized high-level language operation  
New static-design techniques for minimizing power consumption and maximizing radiation tolerance  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
TI is a trademark of Texas Instruments Incorporated.  
IEEE Standard 1149.1–1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture  
References to ’C5x in this document include both TMS320C5x and TMS320LC5x devices unless specified otherwise.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  

与TMS320LC52PZ80相关器件

型号 品牌 获取价格 描述 数据表
TMS320LC52PZA TI

获取价格

DIGITAL SIGNAL PROCESSORS
TMS320LC52PZA50 TI

获取价格

16-BIT, 50MHz, OTHER DSP, PQFP100
TMS320LC52PZA80 TI

获取价格

16-BIT, 80MHz, OTHER DSP, PQFP100
TMS320LC52PZL-20 TI

获取价格

16-BIT, 40MHz, OTHER DSP, PQFP100, 14 X 14 X 14 MM, QFP-132
TMS320LC52PZL-40 TI

获取价格

16-BIT, 80MHz, OTHER DSP, PQFP100, 14 X 14 X 14 MM, QFP-132
TMS320LC53 TI

获取价格

DIGITAL SIGNAL PROCESSORS
TMS320LC53PQ TI

获取价格

IC,DSP,16-BIT,CMOS,QFP,132PIN,PLASTIC
TMS320LC53PQ50 TI

获取价格

IC,DSP,16-BIT,CMOS,QFP,132PIN,PLASTIC
TMS320LC53PQ80 TI

获取价格

IC,DSP,16-BIT,CMOS,QFP,132PIN,PLASTIC
TMS320LC53PQA TI

获取价格

暂无描述