5秒后页面跳转
捷配首页

Datasheet > TMS320C40TABL60
TMS320C40TABL60 PDF预览

TMS320C40TABL60

更新时间： 2024-02-16 00:23:51
品牌 Logo 应用领域
德州仪器 - TI 时钟外围集成电路装置
页数 文件大小 规格书
44页 702K
描述
32-BIT, 60MHz, OTHER DSP, UUC325

阅读下载

中文翻译

获取价格

TMS320C40TABL60 技术参数

生命周期：ObsoleteReach Compliance Code：unknown
ECCN代码：3A001.A.3HTS代码：8542.31.00.01
风险等级：5.77Is Samacsys：N
地址总线宽度：31桶式移位器：YES
位大小：32边界扫描：YES
最大时钟频率：60 MHz外部数据总线宽度：32
格式：FLOATING POINT集成缓存：NO
内部总线架构：MULTIPLEJESD-30 代码：S-XUUC-N325
低功率模式：NODMA 通道数量：6
外部中断装置数量：5串行 I/O 数：
端子数量：325计时器数量：2
片上数据RAM宽度：32片上程序ROM宽度：
最高工作温度：70 °C最低工作温度：
封装主体材料：UNSPECIFIED封装代码：DIE
封装等效代码：TAB,325PINS,.01封装形状：SQUARE
封装形式：UNCASED CHIP电源：5 V
认证状态：Not QualifiedRAM（字数）：1024
子类别：Digital Signal Processors最大压摆率：850 mA
最大供电电压：5.25 V最小供电电压：4.75 V
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子形式：NO LEAD端子节距：0.254 mm
端子位置：UPPERuPs/uCs/外围集成电路类型：DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches：1

TMS320C40TABL60 数据手册

 浏览型号TMS320C40TABL60的Datasheet PDF文件第2页浏览型号TMS320C40TABL60的Datasheet PDF文件第3页浏览型号TMS320C40TABL60的Datasheet PDF文件第4页浏览型号TMS320C40TABL60的Datasheet PDF文件第5页浏览型号TMS320C40TABL60的Datasheet PDF文件第6页浏览型号TMS320C40TABL60的Datasheet PDF文件第7页 
TMS320C40  
DIGITAL SIGNAL PROCESSOR  
SPRS038 – JANUARY 1996  
325-PIN GF GRID ARRAY PACKAGE  
Highest Performance Floating-Point Digital  
Signal Processor (DSP)  
– ’320C40-60:  
33-ns Instruction Cycle Time,  
330 MOPS, 60 MFLOPS,  
30 MIPS, 384M Bytes/s  
– ’320C40-50:  
‡
(BOTTOM VIEW)  
AR  
AP  
AN  
AM  
AL  
AK  
AJ  
AH  
AG  
AF  
AE  
AD  
AC  
AB  
AA  
40-ns Instruction Cycle Time  
– ’320C40-40:  
50-ns Instruction Cycle Time  
Y
W
U
R
N
Six Communications Ports  
V
T
P
Six-Channel Direct Memory Access (DMA)  
Coprocessor  
M
K
H
F
L
J
Single-Cycle Conversion to and From  
IEEE-754 Floating-Point Format  
G
E
C
A
Single Cycle, 1/x, 1/ x  
D
B
Source-Code Compatible With TMS320C3x  
Single-Cycle 40-Bit Floating-Point,  
32-Bit Integer Multipliers  
2
4
6
8
10 12 14 16 18 20 22 24 26 28 30 32 34  
9
11 13 15 17 19 21 23 25 27 29 31 33 35  
1
3
5
7
Pin A1  
Twelve 40-Bit Registers, Eight Auxiliary  
Registers, 14 Control Registers, and Two  
Timers  
‡
See Pin Assignments table and Pin Functions table for location  
and description of all pins.  
†
IEEE 1149.1 (JTAG) Boundary Scan  
Compatible  
Two Identical External Data and Address  
Buses Supporting Shared Memory Systems  
and High Data-Rate, Single-Cycle  
Transfers:  
– High Port-Data Rate of 120M Bytes/s  
(’C40-60) (Each Bus)  
Separate Internal Program, Data, and DMA  
Coprocessor Buses for Support of Massive  
Concurrent Input/Output (I/O) of Program  
and Data Throughput, Maximizing  
Sustained Central Processing Unit (CPU)  
Performance  
– 16G-Byte Continuous  
Program/Data/Peripheral Address  
Space  
– Memory-Access Request for Fast,  
Intelligent Bus Arbitration  
– Separate Address-Bus, Data-Bus, and  
Control-Enable Pins  
– Four Sets of Memory-Control Signals  
Support Different Speed Memories in  
Hardware  
On-Chip Program Cache and  
Dual-Access/Single-Cycle RAM for  
Increased Memory-Access Performance  
– 512-Byte Instruction Cache  
– 8K Bytes of Single-Cycle Dual-Access  
Program or Data RAM  
– ROM-Based Boot Loader Supports  
Program Bootup Using 8-, 16-, or 32-Bit  
Memories or One of the Communication  
Ports  
325-Pin Ceramic Grid Array (GF Suffix)  
Fabricated Using 0.72-µm Enhanced  
Performance Implanted CMOS (EPIC )  
Technology by Texas Instruments (TI )  
IDLE2 Clock-Stop Power-Down Mode  
5-V Operation  
Software-Communication-Port Reset  
NMI With Bus-Grant Feature  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
†
IEEE Standard 1149.1–1990 Standard Test-Access Port and Boundary-Scan Architecture  
EPIC and TI are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443  
1234567...44

中文翻译

下载PDF

与TMS320C40TABL60相关器件

型号 品牌 获取价格 描述 数据表
TMS320C44 TI

获取价格

 		DIGITAL SIGNAL PROCESSOR
TMS320C44-50 ETC

获取价格

 		Digital Signal Processors
TMS320C44-60 ETC

获取价格

 		Digital Signal Processors
TMS320C44GFW50 TI

获取价格

 		32-BIT, 50MHz, OTHER DSP, PBGA388, PLASTIC, BGA-388
TMS320C44GFW60 TI

获取价格

 		32-BIT, 60MHz, OTHER DSP, PBGA388, PLASTIC, BGA-388
TMS320C44GFWA TI

获取价格

 		32-BIT, 50MHz, OTHER DSP, PBGA388, PLASTIC, BGA-388
TMS320C44PDB40 TI

获取价格

 		32-BIT, 40MHz, OTHER DSP, PQFP304
TMS320C44PDB50 TI

获取价格

 		DIGITAL SIGNAL PROCESSOR
TMS320C44PDB-50 ETC

获取价格

 		DSP|32-BIT|CMOS|QFP|304PIN|PLASTIC
TMS320C44PDB60 TI

获取价格

 		DIGITAL SIGNAL PROCESSOR

与TMS320C40TABL60相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证