9-BIT SHIFT
REGISTER
SY10E142
SY100E142
FEATURES
DESCRIPTION
■ 700MHz min. shift frequency
■ Extended 100E VEE range of –4.2V to –5.5V
■ 9 bits wide for byte-parity applications
■ Asynchronous Master Reset
■ Dual clocks
The SY10/100E142 are high-speed 9-bit shift registers
designed for use in new, high-performance ECL systems.
The E142 can accept serial or parallel data to be shifted out
in one direction as both serial and parallel outputs. The
nine inputs, D0-D8, accept parallel input data, while S-IN
accepts serial input data.
The SEL (Select) control pin serves to determine the
modeofoperation, eitherSHIFTorLOAD. Theshiftdirection
is from bit 0 to bit 8. The input data has to meet the set-up
time before being clocked into the nine input registers on
the rising edge of CLK1 or CLK2. Shifting is also performed
on the rising edge of either CLK1 or CLK2. The MR (Master
Reset) control signal asynchronously resets all nine
registers to a logic LOW when a logic HIGH is applied to
MR.
■ Fully compatible with industry standard 10KH,
100K ECL levels
■ Internal 75KΩ input pulldown resistors
■ Fully compatible with Motorola MC10E/100E142
■ Available in 28-pin PLCC package
BLOCK DIAGRAM
The E142 is designed for applications such as diagnostic
scan registers, parallel-to-serial conversions and is also
suitable for byte-wide parity.
S-IN
D0
1
0
D Q
D Q
D Q
D Q
D Q
D Q
D Q
Q0
Q1
PIN CONFIGURATION
1
0
D1
1
0
Q2
Q3
Q4
Q5
Q6
Q7
Q8
D2
D3
25 24 23 22 21 20 19
MR
26
27
28
1
18
17
16
15
14
13
12
Q7
1
0
CLK
1
Q
6
CLK
2
VCC
PLCC
TOP VIEW
J28-1
VEE
Q
5
S-IN
1
0
2
VCCO
D
D
0
1
3
Q
Q
4
3
D4
D5
D6
4
5
6
7
8
9
10 11
1
0
1
0
PIN NAMES
1
0
D Q
D Q
Pin
D0-D8
S-IN
Function
D7
Parallel Data Inputs
Serial Data Input
Mode Select Input
Clock Inputs
1
0
SEL
D8
CLK1, CLK2
MR
SEL
Master Reset
CLK1
CLK2
Q0-Q8
VCCO
Data Outputs
MR
VCC to Output
Rev.: C
Amendment: /1
Issue Date: February, 1998
1