5秒后页面跳转
SST37VF010-90-3C-WH PDF预览

SST37VF010-90-3C-WH

更新时间: 2024-01-24 10:13:56
品牌 Logo 应用领域
SST 内存集成电路光电二极管
页数 文件大小 规格书
16页 166K
描述
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Many-Time Programmable Flash

SST37VF010-90-3C-WH 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:TSSOP, TSSOP32,.56,20Reach Compliance Code:unknown
风险等级:5.92Is Samacsys:N
最长访问时间:90 ns命令用户界面:NO
数据轮询:NOJESD-30 代码:R-PDSO-G32
JESD-609代码:e0内存密度:1048576 bit
内存集成电路类型:FLASH内存宽度:8
端子数量:32字数:131072 words
字数代码:128000最高工作温度:85 °C
最低工作温度:-40 °C组织:128KX8
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP32,.56,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH并行/串行:PARALLEL
电源:3/3.3 V认证状态:Not Qualified
最大待机电流:0.000015 A子类别:Flash Memories
最大压摆率:0.03 mA表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
切换位:NO类型:NOR TYPE
Base Number Matches:1

SST37VF010-90-3C-WH 数据手册

 浏览型号SST37VF010-90-3C-WH的Datasheet PDF文件第2页浏览型号SST37VF010-90-3C-WH的Datasheet PDF文件第3页浏览型号SST37VF010-90-3C-WH的Datasheet PDF文件第4页浏览型号SST37VF010-90-3C-WH的Datasheet PDF文件第5页浏览型号SST37VF010-90-3C-WH的Datasheet PDF文件第6页浏览型号SST37VF010-90-3C-WH的Datasheet PDF文件第7页 
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8)  
Many-Time Programmable Flash  
SST37VF512 / SST37VF010 / SST37VF020 / SST37VF040  
SST37VF512 / 010 / 020 / 0402.7V-Read 512Kb / 1Mb / 2Mb / 4Mb (x8) MTP flash memories  
Data Sheet  
FEATURES:  
Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8  
2.7-3.6V Read Operation  
Fast Byte-Program Operation:  
Byte-Program Time: 10 µs (typical)  
Chip Program Time:  
Superior Reliability  
0.6 seconds (typical) for SST37VF512  
1.2 seconds (typical) for SST37VF010  
2.4 seconds (typical) for SST37VF020  
4.8 seconds (typical) for SST37VF040  
– Endurance: At least 1000 Cycles  
– Greater than 100 years Data Retention  
Low Power Consumption:  
Active Current: 10 mA (typical)  
Standby Current: 2 µA (typical)  
Electrical Erase Using Programmer  
Does not require UV source  
Chip-Erase Time: 100 ms (typical)  
Fast Read Access Time:  
70 ns  
90 ns  
CMOS I/O Compatibility  
JEDEC Standard Byte-wide Flash  
EEPROM Pinouts  
Latched Address and Data  
Packages Available  
32-pin PLCC  
32-pin TSOP (8mm x 14mm)  
32-pin PDIP  
PRODUCT DESCRIPTION  
The SST37VF512/010/020/040 devices are 64K x8 / 128K  
x8 / 256K x8 / 512K x8 CMOS, Many-Time Programmable  
(MTP), low cost flash, manufactured with SSTs proprietary,  
high performance CMOS SuperFlash technology. The  
split-gate cell design and thick oxide tunneling injector  
attain better reliability and manufacturability compared with  
alternate approaches. The SST37VF512/010/020/040 can  
be electrically erased and programmed at least 1000 times  
using an external programmer, e.g., to change the contents  
of devices in inventory. The SST37VF512/010/020/040  
have to be erased prior to programming. These devices  
conform to JEDEC standard pinouts for byte-wide flash  
memories.  
To meet surface mount and conventional through hole  
requirements, the SST37VF512/010/020/040 are offered in  
32-pin PLCC, TSOP, and PDIP packages. See Figures 1,  
2, and 3 for pinouts.  
Device Operation  
The SST37VF512/010/020/040 devices are nonvolatile  
memory solutions that can be used instead of standard  
flash devices if in-system programmability is not required. It  
is functionally (Read) and pin compatible with industry  
standard flash products.The device supports electrical  
Erase operation via an external programmer.  
Featuring high performance Byte-Program, the  
SST37VF512/010/020/040 provide a typical Byte-Pro-  
gram time of 10 µs. Designed, manufactured, and tested  
for a wide spectrum of applications, these devices are  
offered with an endurance of at least 1000 cycles. Data  
retention is rated at greater than 100 years.  
Read  
The Read operation of the SST37VF512/010/020/040 is  
controlled by CE# and OE#. Both CE# and OE# have to be  
low for the system to obtain data from the outputs. Once  
the address is stable, the address access time is equal to  
the delay from CE# to output (TCE). Data is available at the  
output after a delay of TOE from the falling edge of OE#,  
assuming the CE# pin has been low and the addresses  
have been stable for at least TCE - TOE. When the CE# pin  
is high, the chip is deselected and a standby current of only  
10 µA (typical) is consumed. OE# is the output control and  
is used to gate data from the output pins. The data bus is in  
high impedance state when either CE# or OE# is VIH.  
Refer to Figure 4 for the timing diagram.  
The SST37VF512/010/020/040 are suited for applications  
that require infrequent writes and low power nonvolatile  
storage. These devices will improve flexibility, efficiency,  
and performance while matching the low cost in nonvolatile  
applications that currently use UV-EPROMs, OTPs, and  
mask ROMs.  
©2001 Silicon Storage Technology, Inc.  
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.  
MTP is a trademark of Silicon Storage Technology, Inc.  
S71151-02-000 5/01  
1
397  
These specifications are subject to change without notice.  

与SST37VF010-90-3C-WH相关器件

型号 品牌 描述 获取价格 数据表
SST37VF010-90-3C-WHE SILICON Flash, 128KX8, 90ns, PDSO32, 8 X 14 MM, MO-142BA, TSOP1-32

获取价格

SST37VF010-90-3I-NH ETC x8 Flash EEPROM

获取价格

SST37VF010-90-3I-WH ETC x8 Flash EEPROM

获取价格

SST37VF020 SST 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Many-Time Programmable Flash

获取价格

SST37VF020-70-3C-NH SST 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Many-Time Programmable Flash

获取价格

SST37VF020-70-3C-NH SILICON Flash, 256KX8, 70ns, PQCC32, PLASTIC, MS-016AE, LCC-32

获取价格