5秒后页面跳转
SPXD2010VMM120R PDF预览

SPXD2010VMM120R

更新时间: 2024-10-29 01:01:19
品牌 Logo 应用领域
飞思卡尔 - FREESCALE 微控制器
页数 文件大小 规格书
30页 137K
描述
32-bit Power Architecture® Microcontrollers for Highly Reliable

SPXD2010VMM120R 数据手册

 浏览型号SPXD2010VMM120R的Datasheet PDF文件第7页浏览型号SPXD2010VMM120R的Datasheet PDF文件第8页浏览型号SPXD2010VMM120R的Datasheet PDF文件第9页浏览型号SPXD2010VMM120R的Datasheet PDF文件第11页浏览型号SPXD2010VMM120R的Datasheet PDF文件第12页浏览型号SPXD2010VMM120R的Datasheet PDF文件第13页 
Features  
Reservation instruction to support read-modify-write constructs  
Extensive system development and tracing support via Nexus debug port  
2.5.2  
Crossbar Switch (XBAR)  
The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and  
three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.  
The crossbar allows four concurrent transactions to occur from any master port to any slave port, although  
one of those transfers must be an instruction fetch from internal flash memory. If a slave port is  
simultaneously requested by more than one master port, arbitration logic selects the higher priority master  
and grants it ownership of the slave port. All other masters requesting that slave port are stalled until the  
higher priority master completes its transactions.  
The crossbar provides the following features:  
4 masters and 3 slaves supported per each replicated crossbar  
— Masters allocation for each crossbar: e200z4d core with two independent bus interface units  
(BIU) for I and D access (2 masters), one eDMA, one FlexRay  
— Slaves allocation for each crossbar: a redundant flash-memory controller with 2 slave ports to  
guarantee maximum flexibility to handle Instruction and Data array, one redundant SRAM  
controller with 1 slave port each and 1 redundant peripheral bus bridge  
32-bit address bus and 64-bit data bus  
Programmable arbitration priority  
— Requesting masters can be treated with equal priority and are granted access to a slave port in  
round-robin method, based upon the ID of the last master to be granted access or a priority  
order can be assigned by software at application run time  
Temporary dynamic priority elevation of masters  
The XBAR is replicated for each processor.  
2.5.3  
Memory Protection Unit (MPU)  
The Memory Protection Unit splits the physical memory into 16 different regions. Each master (eDMA,  
FlexRay, CPU) can be assigned different access rights to each region.  
16-region MPU with concurrent checks against each master access  
32-byte granularity for protected address region  
The memory protection unit is replicated for each processor.  
2.5.4  
Enhanced Direct Memory Access (eDMA)  
The enhanced direct memory access (eDMA) controller is a second-generation module capable of  
performing complex data movements via 16 programmable channels, with minimal intervention from the  
host processor. The hardware microarchitecture includes a DMA engine which performs source and  
destination address calculations, and the actual data movement operations, along with an SRAM-based  
PXS20 Product Brief, Rev. 1  
10  
Freescale Semiconductor  

与SPXD2010VMM120R相关器件

型号 品牌 获取价格 描述 数据表
SPXD2010VMM80R FREESCALE

获取价格

32-bit Power Architecture® Microcontrollers
SPXD2010VVU120R FREESCALE

获取价格

PXD20 Microcontroller
SPXD2010VVU80R FREESCALE

获取价格

PXD20 Microcontroller
SPXD2020VMG116R FREESCALE

获取价格

32-bit Power Architecture® Dual Core Microco
SPXD3010VMM1R FREESCALE

获取价格

PXS30 Microcontroller
SPXD3010VMM2R FREESCALE

获取价格

PXS30 Microcontroller
SPXD3010VMS1R FREESCALE

获取价格

PXS30 Microcontroller
SPXD3010VMS2R FREESCALE

获取价格

PXS30 Microcontroller
SPXD3015VMM1R FREESCALE

获取价格

PXS30 Microcontroller
SPXD3015VMM2R FREESCALE

获取价格

PXS30 Microcontroller