ꢀ ꢁꢂꢂ ꢃꢄꢅ ꢀꢆ ꢇ ꢈ ꢀꢁ ꢉꢂ ꢃꢄꢅ ꢀꢆ ꢇ ꢈ ꢀꢁ ꢉꢂ ꢃꢄꢅ ꢀꢆ ꢊ ꢋ ꢌ ꢈ ꢀꢁ ꢉꢂ ꢃꢄ ꢅꢀ ꢍꢉ ꢆꢋ
ꢎꢏ ꢐꢎ ꢑꢀꢒꢓ ꢓꢅ ꢅꢏ ꢔꢔ ꢓꢕ ꢓꢁꢖ ꢏꢗ ꢃ ꢃ ꢏꢁꢓ ꢅ ꢕꢏ ꢄ ꢓꢕ ꢀ
SLLS261K − JULY 1997 − REVISED MARCH 2004
SN55LVDS31 . . . J OR W
SN65LVDS31 . . . D OR PW
(Marked as LVDS31 or 65LVDS31)
D
D
Meet or Exceed the Requirements of ANSI
TIA/EIA-644 Standard
Low-Voltage Differential Signaling With
Typical Output Voltage of 350 mV and
100-Ω Load
Typical Output Voltage Rise and Fall Times
of 500 ps (400 Mbps)
(TOP VIEW)
1A
1Y
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
4A
4Y
4Z
G
D
D
D
D
1Z
G
Typical Propagation Delay Times of 1.7 ns
Operate From a Single 3.3-V Supply
2Z
2Y
11 3Z
10 3Y
2A
Power Dissipation 25 mW Typical Per
Driver at 200 MHz
GND
9
3A
D
Driver at High Impedance When Disabled or
SN55LVDS31FK
(TOP VIEW)
With V
= 0
CC
D
Bus-Terminal ESD Protection Exceeds 8 kV
D
Low-Voltage TTL (LVTTL) Logic Input
Levels
3
2
1
20 19
D
Pin Compatible With AM26LS31, MC3487,
and µA9638
1Z
4Y
4Z
NC
G
4
5
6
7
8
18
G
NC
2Z
17
16
15
14
description
The
SN55LVDS31,
SN65LVDS31,
2Y
3Z
SN65LVDS3487, and SN65LVDS9638 are
differential line drivers that implement the
electrical characteristics of low-voltage differential
signaling (LVDS). This signaling technique lowers
the output voltage levels of 5-V differential
standard levels (such as TIA/EIA-422B) to reduce
the power, increase the switching speeds, and
allow operation with a 3.3-V supply rail. Any of the
four current-mode drivers delivers a minimum
differential output voltage magnitude of 247 mV
into a 100-Ω load when enabled.
The intended application of these devices and
signaling technique is both point-to-point and
multidrop (one driver and multiple receivers) data
transmission over controlled impedance media of
approximately 100 Ω. The transmission media
may be printed-circuit board traces, backplanes,
or cables. The ultimate rate and distance of data
transfer is dependent upon the attenuation
characteristics of the media and the noise
coupling to the environment.
9
10 11 12 13
SN65LVDS3487D
(Marked as LVDS3487 or 65LVDS3487)
(TOP VIEW)
1A
1Y
V
CC
4A
1
2
3
4
5
6
7
8
16
15
14
13
12
11
1Z
4Y
1,2EN
2Z
4Z
3,4EN
3Z
2Y
2A
10 3Y
3A
GND
9
SN65LVDS9638D (Marked as DK638 or LVDS38)
SN65LVDS9638DGN (Marked as L38)
SN65LVDS9638DGK (Marked as AXG)
(TOP VIEW)
V
1Y
1Z
2Y
2Z
1
2
3
4
8
7
6
5
CC
1A
The SN65LVDS31, SN65LVDS3487, and
SN65LVDS9638 are characterized for operation
from −40°C to 85°C. The SN55LVDS31 is
characterized for operation from −55°C to 125°C.
2A
GND
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
ꢒ
ꢒ
ꢕ
ꢘ
ꢪ
ꢅ
ꢥ
ꢡ
ꢙ
ꢚ
ꢣ
ꢖ
ꢤ
ꢮ
ꢏ
ꢞ
ꢘ
ꢜ
ꢟ
ꢁ
ꢝ
ꢅ
ꢗ
ꢖ
ꢗ
ꢛ
ꢜ
ꢦ
ꢥ
ꢝ
ꢞ
ꢤ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢜ
ꢢ
ꢢ
ꢛ
ꢛ
ꢧ
ꢞ
ꢞ
ꢟ
ꢜ
ꢜ
ꢞ
ꢛ
ꢣ
ꢣ
ꢧ
ꢣ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢣ
ꢜ
ꢞ
ꢝ
ꢧ
ꢥ
ꢨ
ꢣ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢯ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢪ
ꢢ
ꢢ
ꢦ
ꢣ
ꢦ
ꢫ
Copyright 1997 − 2004, Texas Instruments Incorporated
ꢘ ꢜ ꢧ ꢟ ꢞꢪ ꢥꢤ ꢢꢣ ꢤꢞ ꢠꢧ ꢩꢛ ꢡꢜ ꢢ ꢢꢞ ꢱꢏ ꢃꢑ ꢒꢕ ꢔ ꢑꢆꢋꢂ ꢆꢂꢈ ꢡꢩꢩ ꢧꢡ ꢟ ꢡ ꢠꢦ ꢢꢦꢟ ꢣ ꢡ ꢟ ꢦ ꢢꢦ ꢣꢢꢦ ꢪ
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢬ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢖ
ꢦ
ꢭ
ꢡ
ꢏ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢟ
ꢪ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ
ꢟ
ꢡ
ꢜ
ꢢ
ꢯ
ꢫ
ꢒ
ꢟ
ꢞ
ꢪ
ꢢ
ꢛ
ꢞ
ꢤ
ꢦ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢥ ꢜꢩ ꢦꢣꢣ ꢞ ꢢꢬꢦ ꢟ ꢮꢛ ꢣꢦ ꢜ ꢞꢢꢦ ꢪꢫ ꢘ ꢜ ꢡꢩ ꢩ ꢞ ꢢꢬꢦ ꢟ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢣ ꢈ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢛꢞ ꢜ
ꢰ
ꢧ
ꢟ
ꢞ
ꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢯ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
ꢢ
ꢦ
ꢣ
ꢢ
ꢛ
ꢜ
ꢞ
ꢝ
ꢡ
ꢩ
ꢩ
ꢧ
ꢡ
ꢟ
ꢡ
ꢠ
ꢦ
ꢢ
ꢦ
ꢟ
ꢣ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265