生命周期: | Obsolete | 包装说明: | DFP, |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.24 | 系列: | S |
JESD-30 代码: | R-GDFP-F14 | 长度: | 9.21 mm |
负载电容(CL): | 15 pF | 逻辑集成电路类型: | NAND GATE |
功能数量: | 3 | 输入次数: | 3 |
端子数量: | 14 | 最高工作温度: | 125 °C |
最低工作温度: | -55 °C | 封装主体材料: | CERAMIC, GLASS-SEALED |
封装代码: | DFP | 封装形状: | RECTANGULAR |
封装形式: | FLATPACK | 最大电源电流(ICC): | 27 mA |
传播延迟(tpd): | 5 ns | 认证状态: | Not Qualified |
座面最大高度: | 2.03 mm | 最大供电电压 (Vsup): | 5.5 V |
最小供电电压 (Vsup): | 4.5 V | 标称供电电压 (Vsup): | 5 V |
表面贴装: | YES | 技术: | TTL |
温度等级: | MILITARY | 端子形式: | FLAT |
端子节距: | 1.27 mm | 端子位置: | DUAL |
宽度: | 6.29 mm | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SNJ54S10W-10 | TI |
获取价格 |
S SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14 | |
SNJ54S112FK | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR | |
SNJ54S112J | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR | |
SNJ54S112W | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR | |
SNJ54S113FK | ROCHESTER |
获取价格 |
J-K Flip-Flop, S Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL | |
SNJ54S113J-00 | TI |
获取价格 |
S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 | |
SNJ54S113W | ROCHESTER |
获取价格 |
J-K Flip-Flop, S Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL | |
SNJ54S114FK | ROCHESTER |
获取价格 |
J-K Flip-Flop, S Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL | |
SNJ54S114J | ROCHESTER |
获取价格 |
J-K Flip-Flop, S Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL | |
SNJ54S114W | ROCHESTER |
获取价格 |
J-K Flip-Flop, S Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL |