5秒后页面跳转
SNJ54HCT125FK PDF预览

SNJ54HCT125FK

更新时间: 2024-11-03 02:58:43
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
7页 130K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SNJ54HCT125FK 数据手册

 浏览型号SNJ54HCT125FK的Datasheet PDF文件第2页浏览型号SNJ54HCT125FK的Datasheet PDF文件第3页浏览型号SNJ54HCT125FK的Datasheet PDF文件第4页浏览型号SNJ54HCT125FK的Datasheet PDF文件第5页浏览型号SNJ54HCT125FK的Datasheet PDF文件第6页浏览型号SNJ54HCT125FK的Datasheet PDF文件第7页 
SN54HCT125, SN74HCT125  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCLS069D – NOVEMBER 1988 – REVISED MARCH 2003  
Operating Voltage Range of 4.5 V to 5.5 V  
±6-mA Output Drive at 5 V  
High-Current Outputs Drive Up To 15  
LSTTL Loads  
Low Input Current of 1 µA Max  
Inputs Are TTL-Voltage Compatible  
Low Power Consumption, 80-µA Max I  
CC  
High-Current 3-State Outputs Drive Bus  
Lines or Buffer Memory Address Registers  
Typical t = 12 ns  
pd  
SN54HCT125 . . . FK PACKAGE  
(TOP VIEW)  
SN54HCT125 . . . J OR W PACKAGE  
SN74HCT125 . . . D OR N PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
4A  
3
2
1
20 19  
18  
4A  
NC  
4Y  
1Y  
NC  
4
5
6
7
8
17  
16  
4Y  
3OE  
3A  
2OE  
NC  
15 NC  
14  
9 10 11 12 13  
3OE  
2A  
8
GND  
3Y  
NC – No internal connection  
description/ordering information  
These bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the  
associated output-enable (OE) input is high.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – N  
SOIC – D  
Tube  
SN74HCT125N  
SN74HCT125D  
SN74HCT125DR  
SNJ54HCT125J  
SNJ54HCT125W  
SNJ54HCT125FK  
SN74HCT125N  
–40°C to 85°C  
–55°C to 125°C  
Tube  
HCT125  
Tape and reel  
Tube  
CDIP – J  
CFP – W  
LCCC – FK  
SNJ54HCT125J  
SNJ54HCT125W  
SNJ54HCT125FK  
Tube  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
H
L
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SNJ54HCT125FK相关器件

型号 品牌 获取价格 描述 数据表
SNJ54HCT125J TI

获取价格

HCT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDIP14, CERAMIC, DIP-14
SNJ54HCT125W TI

获取价格

HCT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDFP14, CERAMIC, DFP-14
SNJ54HCT125WR TI

获取价格

HCT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDFP14, CERAMIC, DFP-14
SNJ54HCT138FK TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNJ54HCT138FKR TI

获取价格

HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20
SNJ54HCT138J TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNJ54HCT138W TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNJ54HCT139FK TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SNJ54HCT139FKR TI

获取价格

HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20
SNJ54HCT139J TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS