5秒后页面跳转
SN74LVTH273DBRE4 PDF预览

SN74LVTH273DBRE4

更新时间: 2024-11-20 22:35:43
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
13页 313K
描述
3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN74LVTH273DBRE4 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SSOP包装说明:SSOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.5
Is Samacsys:N系列:LVT
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:7.2 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:150000000 Hz
最大I(ol):0.064 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:4.9 ns传播延迟(tpd):5.5 ns
认证状态:Not Qualified座面最大高度:2 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:150 MHzBase Number Matches:1

SN74LVTH273DBRE4 数据手册

 浏览型号SN74LVTH273DBRE4的Datasheet PDF文件第2页浏览型号SN74LVTH273DBRE4的Datasheet PDF文件第3页浏览型号SN74LVTH273DBRE4的Datasheet PDF文件第4页浏览型号SN74LVTH273DBRE4的Datasheet PDF文件第5页浏览型号SN74LVTH273DBRE4的Datasheet PDF文件第6页浏览型号SN74LVTH273DBRE4的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇꢈ ꢉ ꢊ ꢋ ꢀꢁ ꢉꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢊ  
ꢊ ꢌꢊ ꢍꢅ ꢎꢏꢆ ꢐ ꢑꢆꢎꢄ ꢒꢍꢆ ꢓꢔ ꢕ ꢖ ꢄꢗ ꢔ ꢍꢖ ꢄꢐ ꢔꢀ  
ꢘ ꢗꢆ ꢇ ꢑ ꢄꢕ ꢎꢙ  
SCBS136M − MAY 1992 − REVISED OCTOBER 2003  
D
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
D
D
I
Supports Partial-Power-Down-Mode  
off  
Operation  
3.3-V V  
)
CC  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
D
D
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
A
OLP  
CC  
Support Unregulated Battery Operation  
Down To 2.7 V  
D
D
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
D
Buffered Clock and Direct-Clear Inputs  
Individual Data Input to Each Flip-Flop  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
D
SN54LVTH273 . . . J PACKAGE  
SN74LVTH273 . . . DB, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
SN54LVTH273 . . . FK PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
CLR  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
CLK  
3
2
1
20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
8D  
17 7D  
4
5
6
7
8
16  
15  
14  
7Q  
6Q  
6D  
9 10 11 12 13  
GND  
description/ordering information  
These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
The ’LVTH273 devices are positive-edge-triggered flip-flops with a direct-clear input. Information at the data (D)  
inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going  
edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the  
transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the  
D-input signal has no effect at the output.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVTH273DW  
SN74LVTH273DWR  
SN74LVTH273NSR  
SN74LVTH273DBR  
SN74LVTH273PW  
SN74LVTH273PWR  
SNJ54LVTH273J  
SOIC − DW  
LVTH273  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
LVTH273  
LXH273  
−40°C to 85°C  
−55°C to 125°C  
SSOP − DB  
TSSOP − PW  
LXH273  
Tape and reel  
Tube  
CDIP − J  
SNJ54LVTH273J  
LCCC − FK  
Tube  
SNJ54LVTH273FK  
SNJ54LVTH273FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢚ ꢁ ꢄꢕꢀꢀ ꢐ ꢆꢇ ꢕꢙꢘ ꢗꢀ ꢕ ꢁ ꢐꢆꢕꢒ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢔꢙ ꢐ ꢒ ꢚ ꢑꢆ ꢗꢐ ꢁ  
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢌ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVTH273DBRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVTH273DWRE4 TI

完全替代

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LVTH273DWR TI

完全替代

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LVTH273DBR TI

完全替代

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

与SN74LVTH273DBRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH273DBRG4 TI

获取价格

LVT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SSOP
SN74LVTH273DW TI

获取价格

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LVTH273DWE4 TI

获取价格

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LVTH273DWG4 TI

获取价格

3.3-V ABT Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 85
SN74LVTH273DWR TI

获取价格

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LVTH273DWRE4 TI

获取价格

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LVTH273DWRG4 TI

获取价格

3.3-V ABT OCTALD-TYPE FLIP-FLOPS WITH CLEAR
SN74LVTH273-EP TI

获取价格

3.3-V ABT OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SN74LVTH273IPWREP TI

获取价格

Enhanced Product 3.3-V Abt Octal D-Type Flip-Flops With Clear 20-TSSOP -40 to 85
SN74LVTH273MNSREP TI

获取价格

暂无描述