Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVTH2952DB

SN74LVTH2952DB

更新时间： 2024-10-01 22:17:15

品牌	Logo	应用领域
德州仪器 - TI		总线收发器输出元件
页数	文件大小	规格书
8页	126K
描述
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVTH2952DB 数据手册

SN54LVTH2952, SN74LVTH2952

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS710D – OCTOBER 1997 – REVISED APRIL 1999

SN54LVTH2952 . . . JT PACKAGE

SN74LVTH2952 . . . DB, DGV, DW, OR PW PACKAGE

(TOP VIEW)

State-of-the-Art Advanced BiCMOS

Technology (ABT) Design for 3.3-V

Operation and Low Static-Power

Dissipation

and Power-Up 3-State Support Hot

off

Insertion

22 A7

21 A6

20 A5

Bus-Hold on Data Inputs Eliminates the

Need for External Pullup/Pulldown

Resistors

OEBA

CLKBA

CLKENBA

Support Mixed-Mode Signal Operation

(5-V Input and Output Voltages With

OEAB

CLKAB

CLKENAB

GND

3.3-V V

)

Support Unregulated Battery Operation

Down to 2.7 V

Typical V

< 0.8 V at V

(Output Ground Bounce)

OLP

= 3.3 V, T = 25°C

SN54LVTH2952 . . . FK PACKAGE

(TOP VIEW)

Latch-Up Performance Exceeds 500 mA Per

JESD 17

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

28 27 26

Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), Thin Shrink Small-Outline (PW), and

Thin Very Small-Outline (DGV) Packages,

Ceramic Chip Carriers (FK), and Ceramic

(JT) DIPs

OEAB

12 13 14 15 16 17 18

description

These octal bus transceivers and registers are

designed specifically for low-voltage (3.3-V) V

operation, but with the capability to provide a TTL

interface to a 5-V system environment.

NC – No internal connection

The ’LVTH2952 devices consist of two 8-bit back-to-back registers that store data flowing in both directions

between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition

of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low.

Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.

However, to ensure the high-impedance state above 1.5 V, OE should be tied to V

through a pullup resistor;

the minimum value of the resistor is determined by the current-sinking capability of the driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7 8

中文翻译

下载PDF

与SN74LVTH2952DB相关器件

型号	品牌	获取价格	描述	数据表
SN74LVTH2952DBLE	TI	获取价格	3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-SSOP -40 to 85
SN74LVTH2952DGV	TI	获取价格	3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVTH2952DW	TI	获取价格	3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVTH2952DWG4	TI	获取价格	LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24
SN74LVTH2952DWR	TI	获取价格	LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24
SN74LVTH2952DWRE4	TI	获取价格	LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24
SN74LVTH2952NSRE4	TI	获取价格	LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOP-24
SN74LVTH2952NSRG4	TI	获取价格	LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOP-24
SN74LVTH2952PW	TI	获取价格	3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVTH2952PWE4	TI	获取价格	LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, TSSOP-24

与SN74LVTH2952DB相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

32
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

29
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

40

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVTH2952DB

SN74LVTH2952DB 数据手册

与SN74LVTH2952DB相关器件

与SN74LVTH2952DB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVTH2952DB

SN74LVTH2952DB 数据手册

与SN74LVTH2952DB相关器件

与SN74LVTH2952DB相关文章

您还可以找

您在本页遇到什么问题？