5秒后页面跳转
捷配首页

Datasheet > SN74LVCH16901_14
SN74LVCH16901_14 PDF预览

SN74LVCH16901_14

更新时间： 2024-09-16 02:58:43
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
11页 157K
描述
18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

阅读下载

中文翻译

获取价格

SN74LVCH16901_14 数据手册

 浏览型号SN74LVCH16901_14的Datasheet PDF文件第2页浏览型号SN74LVCH16901_14的Datasheet PDF文件第3页浏览型号SN74LVCH16901_14的Datasheet PDF文件第4页浏览型号SN74LVCH16901_14的Datasheet PDF文件第5页浏览型号SN74LVCH16901_14的Datasheet PDF文件第6页浏览型号SN74LVCH16901_14的Datasheet PDF文件第7页 
SN74LVCH16901  
18-BIT UNIVERSAL BUS TRANSCEIVER  
WITH PARITY GENERATORS/CHECKERS  
SCES145A – OCTOBER 1998 – REVISED MAY 1999  
DGG PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus+ Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1CLKENAB  
LEAB  
CLKAB  
1ERRA  
1APAR  
GND  
1CLKENBA  
LEBA  
CLKBA  
1ERRB  
1BPAR  
GND  
1B1  
1B2  
1B3  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
2
UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
3
4
5
6
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
1A1  
1A2  
1A3  
7
OLP  
= 3.3 V, T = 25°C  
8
CC  
A
9
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
V
V
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
= 3.3 V, T = 25°C  
CC  
CC  
A
1A4  
1A5  
1A6  
GND  
1A7  
1A8  
2A1  
2A2  
GND  
2A3  
2A4  
2A5  
1B4  
1B5  
1B6  
GND  
1B7  
1B8  
2B1  
2B2  
GND  
2B3  
2B4  
2B5  
Simultaneously Generates and Checks  
Parity  
Option to Select Generate Parity and Check  
or Feed-Through Data/Parity in A-to-B or  
B-to-A Directions  
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
3.3-V V  
)
CC  
I
Supports Partial-Power-Down-Mode  
off  
Operation  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
V
V
CC  
CC  
2A6  
2A7  
2A8  
2B6  
2B7  
2B8  
GND  
2BPAR  
2ERRB  
OEBA  
ODD/EVEN  
2CLKENBA  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class I  
GND  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
2APAR  
2ERRA  
OEAB  
SEL  
Packaged in Thin Shrink Small-Outline  
Package  
2CLKENAB  
description  
This 18-bit (dual-octal) noninverting registered transceiver is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as  
a feed-through transceiver, or it can generate/check parity from the two 8-bit data buses in either direction.  
The SN74LVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual  
9-bit clock-enable (CLKENAB or CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select  
(ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of  
data flow is controlled by output-enable (OEAB and OEBA) inputs. When SEL is low, the parity functions are  
enabled. When SEL is high, the parity functions are disabled, and the device acts as an 18-bit registered  
transceiver.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

与SN74LVCH16901_14相关器件

型号 品牌 获取价格 描述 数据表
SN74LVCH16901DGG TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74LVCH16901DGGR TI

获取价格

 		18-Bit Universal Bus Transceiver with Parity Generators/Checkers 64-TSSOP -40 to 85
SN74LVCH16952A TI

获取价格

 		16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16952ADGG TI

获取价格

 		16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16952ADGGR TI

获取价格

 		具有三态输出的 16 位寄存收发器 | DGG | 56 | -40 to 85
SN74LVCH16952ADGVR TI

获取价格

 		具有三态输出的 16 位寄存收发器 | DGV | 56 | -40 to 85
SN74LVCH16952ADL TI

获取价格

 		16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16952ADLG4 TI

获取价格

 		LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC,
SN74LVCH16952ADLR TI

获取价格

 		具有三态输出的 16 位寄存收发器 | DL | 56 | -40 to 85
SN74LVCH16952ADLRG4 TI

获取价格

 		LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, PLASTIC, SSOP-56

与SN74LVCH16901_14相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证