ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇ ꢃ ꢈ ꢀꢁ ꢉꢃ ꢄꢅ ꢆꢇ ꢃ
ꢊ ꢋꢌꢍ ꢎ ꢏꢐꢑꢐ ꢄꢄ ꢒꢄ ꢋꢓ ꢔꢎ ꢀꢒ ꢑꢍꢐ ꢄ ꢀꢕꢍ ꢖ ꢎ ꢑꢒ ꢗ ꢍꢀ ꢎꢒ ꢑ ꢀ
SCLS191B − FEBRUARY 1993 − REVISED APRIL 1996
SN54LV164 . . . J OR W PACKAGE
SN74LV164 . . . D, DB, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
EPIC (Enhanced-Performance Implanted
CMOS) 2-µ Process
Typical V
(Output Ground Bounce)
OLP
< 0.8 V at V , T = 25°C
CC
A
A
B
V
CC
1
2
3
4
5
6
7
14
13
12
11
10
9
Typical V
(Output V
Undershoot)
OHV
OH
Q
Q
Q
Q
H
G
F
> 2 V at V , T = 25°C
CC
A
Q
A
B
ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015; Exceeds
200 V Using Machine Model
(C = 200 pF, R = 0)
Q
Q
C
D
E
Q
CLR
CLK
GND
8
D
D
Latch-Up Performance Exceeds 250 mA
Per JEDEC Standard JESD-17
SN54LV164 . . . FK PACKAGE
(TOP VIEW)
Package Options Include Plastic
Small-Outline (D), Shrink Small-Outline
(DB), Thin Shrink Small-Outline (PW),
Ceramic Flat (W) Packages, Chip Carriers
(FK), and (J) 300-mil DIPs
3
2
1
20 19
18
Q
Q
4
5
6
7
8
G
A
NC
NC
17
16
description
Q
F
Q
B
15 NC
14
9 10 11 12 13
NC
These 8-bit parallel-out serial shift registers are
designed for 2.7-V to 5.5-V V operation.
Q
Q
C
E
CC
The ’LV164 feature AND-gated serial (A and B)
inputs and an asynchronous clear (CLR) input.
The gated serial inputs permit complete control
over incoming data as a low at either input inhibits
entry of the new data and resets the first flip-flop
to the low level at the next clock pulse. A high-level
NC − No internal connection
input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can
be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking
occurs on the low-to-high-level transition of the clock (CLK) input.
The SN74LV164 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count
and functionality of standard small-outline packages in less than half the printed-circuit-board area.
The SN54LV164 is characterized for operation over the full military temperature range of −55°C to 125°C. The
SN74LV164 is characterized for operation from −40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
Copyright 1996, Texas Instruments Incorporated
ꢔ ꢁ ꢄꢒꢀꢀ ꢓ ꢎꢕ ꢒꢑꢘ ꢍꢀ ꢒ ꢁ ꢓꢎꢒꢙ ꢚꢛ ꢜꢝ ꢞꢟꢠ ꢡꢢꢣ ꢤꢚ ꢠꢟ ꢤꢚꢥ ꢜꢤꢝ ꢏꢑ ꢓ ꢙ ꢔ ꢦꢎ ꢍꢓ ꢁ
ꢚ
ꢙ
ꢐ
ꢎ
ꢐ
ꢜ
ꢤ
ꢧ
ꢟ
ꢨ
ꢢ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢠ
ꢡ
ꢨ
ꢨ
ꢣ
ꢤ
ꢚ
ꢥ
ꢝ
ꢟ
ꢧ
ꢩ
ꢡ
ꢪ
ꢫ
ꢜ
ꢠ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢞ
ꢥ
ꢣ
ꢬ
ꢏ
ꢨ
ꢟ
ꢞ
ꢡ
ꢠ
ꢚ
ꢝ
ꢠ
ꢟ
ꢤ
ꢧ
ꢟ
ꢨ
ꢢ
ꢚ
ꢟ
ꢝ
ꢩ
ꢣ
ꢠ
ꢜ
ꢧ
ꢜ
ꢠ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢝ
ꢩ
ꢣ
ꢨ
ꢚ
ꢛ
ꢣ
ꢚ
ꢣ
ꢨ
ꢢ
ꢝ
ꢟ
ꢧ
ꢎ
ꢣ
ꢭ
ꢥ
ꢝ
ꢍ
ꢤ
ꢝ
ꢚ
ꢨ
ꢡ
ꢢ
ꢣ
ꢤ
ꢚ
ꢝ
ꢝ
ꢚ
ꢥ
ꢤ
ꢞ
ꢥ
ꢨ
ꢞ
ꢮ
ꢥ
ꢨ
ꢨ
ꢥ
ꢤ
ꢚ
ꢯ
ꢬ
ꢏ
ꢨ
ꢟ
ꢞ
ꢡ
ꢠ
ꢚ
ꢜ
ꢟ
ꢤ
ꢩꢥ ꢨ ꢥ ꢢ ꢣ ꢚ ꢣ ꢨ ꢝ ꢬ
ꢩ
ꢨ
ꢟ
ꢠ
ꢣ
ꢝ
ꢝ
ꢜ
ꢤ
ꢰ
ꢞ
ꢟ
ꢣ
ꢝ
ꢤ
ꢟ
ꢚ
ꢤ
ꢣ
ꢠ
ꢣ
ꢝ
ꢝ
ꢥ
ꢨ
ꢜ
ꢫ
ꢯ
ꢜ
ꢤ
ꢠ
ꢫ
ꢡ
ꢞ
ꢣ
ꢚ
ꢣ
ꢝ
ꢚ
ꢜ
ꢤ
ꢰ
ꢟ
ꢧ
ꢥ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443