5秒后页面跳转
SN74LS76AN PDF预览

SN74LS76AN

更新时间: 2024-10-30 23:03:15
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
4页 97K
描述
LOW POWER SCHOTTKY

SN74LS76AN 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.4
Is Samacsys:N系列:LS
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
长度:19.175 mm逻辑集成电路类型:J-K FLIP-FLOP
最大I(ol):0.008 A位数:2
功能数量:2端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):6 mAProp。Delay @ Nom-Sup:20 ns
传播延迟(tpd):20 ns认证状态:Not Qualified
座面最大高度:4.44 mm子类别:FF/Latches
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:7.62 mm最小 fmax:30 MHz
Base Number Matches:1

SN74LS76AN 数据手册

 浏览型号SN74LS76AN的Datasheet PDF文件第2页浏览型号SN74LS76AN的Datasheet PDF文件第3页浏览型号SN74LS76AN的Datasheet PDF文件第4页 
The SN74LS76A offers individual J, K, Clock Pulse, Direct Set and  
Direct Clear inputs. These dual flip-flops are designed so that when  
the clock goes HIGH, the inputs are enabled and data will be accepted.  
The Logic Level of the J and K inputs will perform according to the  
Truth Table as long as minimum set-up times are observed. Input data  
is transferred to the outputs on the HIGH-to-LOW clock transitions.  
http://onsemi.com  
LOW  
POWER  
SCHOTTKY  
MODE SELECT – TRUTH TABLE  
INPUTS  
OUTPUTS  
OPERATING  
MODE  
S
D
C
J
K
Q
Q
D
Set  
L
H
L
H
H
H
H
H
L
L
H
H
H
H
X
X
X
h
l
X
X
X
h
h
l
H
L
H
q
L
H
q
L
H
H
q
H
L
Reset (Clear)  
*Undetermined  
Toggle  
Load “0” (Reset)  
Load “1” (Set)  
Hold  
16  
1
h
l
l
q
PLASTIC  
N SUFFIX  
CASE 648  
*
Both outputs will be HIGH while both S and C are LOW, but the output  
D D  
states are unpredictable if S and C go HIGH simultaneously.  
D
D
H, h = HIGH Voltage Level  
L, I = LOW Voltage Level  
X = Immaterial  
l, h (q) = Lower case letters indicate the state of the referenced input  
16  
i, h (q) = (or output) one setup time prior to the HIGH–to–LOW clock transition  
1
SOIC  
D SUFFIX  
CASE 751B  
GUARANTEED OPERATING RANGES  
Symbol  
Parameter  
Supply Voltage  
Min  
4.75  
0
Typ  
5.0  
25  
Max  
5.25  
70  
Unit  
V
V
CC  
ORDERING INFORMATION  
T
A
Operating Ambient  
Temperature Range  
°C  
Device  
Package  
16 Pin DIP  
16 Pin  
Shipping  
SN74LS76AN  
SN74LS76AD  
2000 Units/Box  
I
Output Current – High  
Output Current – Low  
0.4  
8.0  
mA  
mA  
OH  
I
2500/Tape & Reel  
OL  
Semiconductor Components Industries, LLC, 1999  
1
Publication Order Number:  
December, 1999 – Rev. 6  
SN74LS76A/D  

与SN74LS76AN相关器件

型号 品牌 获取价格 描述 数据表
SN74LS76AN-10 TI

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLAST
SN74LS76AN3 TI

获取价格

DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR
SN74LS76AND MOTOROLA

获取价格

J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT
SN74LS76ANDS MOTOROLA

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLAST
SN74LS76ANP1 TI

获取价格

JBAR-KBAR FLIP-FLOP
SN74LS76ANP3 TI

获取价格

IC JBAR-KBAR FLIP-FLOP, FF/Latch
SN74LS76D MOTOROLA

获取价格

DUAL JK FLIP-FLOP WITH SET AND CLEAR
SN74LS76DR TI

获取价格

TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74LS76N MOTOROLA

获取价格

DUAL JK FLIP-FLOP WITH SET AND CLEAR
SN74LS77 FREESCALE

获取价格

4-BIT D LATCH LOW POWER SCHOTTKY