5秒后页面跳转
SN74LS113A PDF预览

SN74LS113A

更新时间: 2024-11-17 21:55:23
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
3页 90K
描述
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

SN74LS113A 数据手册

 浏览型号SN74LS113A的Datasheet PDF文件第2页浏览型号SN74LS113A的Datasheet PDF文件第3页 
SN54/74LS113A  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
The SN54/74LS113A offers individual J, K, set, and clock inputs. These  
monolithic dual flip-flops are designed so that when the clock goes HIGH, the  
inputs are enabled and data will be accepted. The logic level of the J and K  
inputs may be allowed to change when the clock pulse is HIGH and the  
bistable will perform according to the truth table as long as minimum setup  
times are observed. Input data is transferred to the outputs on the  
negative-going edge of the clock pulse.  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
LOW POWER SCHOTTKY  
LOGIC DIAGRAM (Each Flip-Flop)  
J SUFFIX  
CERAMIC  
CASE 632-08  
14  
1
N SUFFIX  
PLASTIC  
CASE 646-06  
14  
1
D SUFFIX  
SOIC  
CASE 751A-02  
14  
1
ORDERING INFORMATION  
SN54LSXXXJ Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
MODE SELECT — TRUTH TABLE  
INPUTS  
J
OUTPUTS  
OPERATING MODE  
S
D
K
Q
Q
Set  
Toggle  
Load “0” (Reset)  
Load “1” (Set)  
Hold  
L
X
h
l
h
l
X
h
h
l
H
q
L
H
q
L
q
H
L
q
H
H
H
H
LOGIC SYMBOL  
l
H, h = HIGH Voltage Level  
L, I = LOW Voltage Level  
X = Don’t Care  
l, h (q) = Lower case letters indicate the state of the referenced input (or output)  
l, h (q) = one set-up time prior to the HIGH to LOW clock transition.  
FAST AND LS TTL DATA  
5-189  

与SN74LS113A相关器件

型号 品牌 获取价格 描述 数据表
SN74LS113AD TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
SN74LS113AD3 ROCHESTER

获取价格

J-K Flip-Flop
SN74LS113AD3 TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,LS-TTL,SOP,14PIN,PLASTIC
SN74LS113ADR TI

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
SN74LS113ADR2 MOTOROLA

获取价格

J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT
SN74LS113AFN ROCHESTER

获取价格

J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT
SN74LS113AFN3 TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,LS-TTL,LDCC,20PIN,PLASTIC
SN74LS113AJ MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP14
SN74LS113AJ-00 ROCHESTER

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
SN74LS113AJD MOTOROLA

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAM