SN74LS113D

更新时间： 2024-11-17 23:06:19

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		触发器
页数	文件大小	规格书
4页	143K
描述
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LS113D 数据手册

SN54/74LS113A

DUAL JK NEGATIVE

EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS113A offers individual J, K, set, and clock inputs. These

monolithic dual flip-flops are designed so that when the clock goes HIGH, the

inputs are enabled and data will be accepted. The logic level of the J and K

inputs may be allowed to change when the clock pulse is HIGH and the

bistable will perform according to the truth table as long as minimum setup

times are observed. Input data is transferred to the outputs on the

negative-going edge of the clock pulse.

DUAL JK NEGATIVE

EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY

LOGIC DIAGRAM (Each Flip-Flop)

J SUFFIX

CERAMIC

CASE 632-08

N SUFFIX

PLASTIC

CASE 646-06

D SUFFIX

SOIC

CASE 751A-02

ORDERING INFORMATION

SN54LSXXXJ Ceramic

SN74LSXXXN Plastic

SN74LSXXXD SOIC

MODE SELECT — TRUTH TABLE

INPUTS

OUTPUTS

OPERATING MODE

Set

Toggle

Load “0” (Reset)

Load “1” (Set)

Hold

LOGIC SYMBOL

H, h = HIGH Voltage Level

L, I = LOW Voltage Level

X = Don’t Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output)

l, h (q) = one set-up time prior to the HIGH to LOW clock transition.

FAST AND LS TTL DATA

5-189

12 3 4

中文翻译

下载PDF

与SN74LS113D相关器件

型号	品牌	获取价格	描述	数据表
SN74LS113N	MOTOROLA	获取价格	DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN74LS114	TI	获取价格	DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK
SN74LS114A	TI	获取价格	DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK
SN74LS114AD	ROCHESTER	获取价格	J-K Flip-Flop, LS Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT
SN74LS114AD	TI	获取价格	DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK
SN74LS114ADR	TI	获取价格	LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
SN74LS114ADR2	MOTOROLA	获取价格	LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLASTIC, S
SN74LS114AJ-00	ROCHESTER	获取价格	LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
SN74LS114AN	ROCHESTER	获取价格	J-K Flip-Flop, LS Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT
SN74LS114AN	TI	获取价格	DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK