5秒后页面跳转
SN74LS109AJDS PDF预览

SN74LS109AJDS

更新时间: 2024-11-06 13:13:51
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
4页 150K
描述
暂无描述

SN74LS109AJDS 数据手册

 浏览型号SN74LS109AJDS的Datasheet PDF文件第2页浏览型号SN74LS109AJDS的Datasheet PDF文件第3页浏览型号SN74LS109AJDS的Datasheet PDF文件第4页 
SN54/74LS109A  
DUAL JK POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
The SN54/74LS109A consists of two high speed completely independent  
transition clocked JK flip-flops. The clocking operation is independent of rise  
and fall times of the clock waveform. The JK design allows operation as a D  
flip-flop by simply connecting the J and K pins together.  
DUAL JK POSITIVE  
EDGE-TRIGGERED FLIP-FLOP  
LOW POWER SCHOTTKY  
LOGIC DIAGRAM  
J SUFFIX  
CERAMIC  
CASE 620-09  
16  
1
N SUFFIX  
PLASTIC  
CASE 648-08  
16  
1
D SUFFIX  
SOIC  
CASE 751B-03  
16  
1
MODE SELECT — TRUTH TABLE  
INPUTS  
OUTPUTS  
OPERATING MODE  
ORDERING INFORMATION  
S
D
C
J
K
Q
Q
D
SN54LSXXXJ Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
Set  
L
H
L
H
H
H
H
H
L
L
H
H
H
H
X
X
X
h
l
X
X
X
h
h
l
H
L
H
H
q
L
H
H
L
q
q
Reset (Clear)  
*Undetermined  
Load “1” (Set)  
Hold  
Toggle  
Load “0” (Reset)  
h
l
q
L
LOGIC SYMBOL  
l
H
* BothoutputswillbeHIGHwhilebothS andC areLOW,buttheoutputstates  
D
D
are unpredictable if S and C go HIGH simultaneously.  
D
H, h = HIGH Voltage Level  
L, I = LOW Voltage Level  
X = Don’t Care  
D
l, h (q) = Lower case letters indicate the state of the referenced input (or output)  
l, h (q) = one set-up time prior to the LOW to HIGH clock transition.  
FAST AND LS TTL DATA  
5-181  

与SN74LS109AJDS相关器件

型号 品牌 获取价格 描述 数据表
SN74LS109AJS MOTOROLA

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CE
SN74LS109AN TI

获取价格

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74LS109AN ONSEMI

获取价格

LOW POWER SCHOTTKY
SN74LS109AN MOTOROLA

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, 64
SN74LS109AN-00 ROCHESTER

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
SN74LS109AN-10 ROCHESTER

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
SN74LS109AN3 TI

获取价格

Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset 16-PDIP 0 to 70
SN74LS109AND MOTOROLA

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
SN74LS109ANDS MOTOROLA

获取价格

LS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
SN74LS109ANE4 TI

获取价格

具有清零和预置端的双路负边沿触发式 J-K 触发器 | N | 16 | 0 to 70