SN74LS109D

更新时间： 2024-11-05 23:03:15

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		触发器
页数	文件大小	规格书
4页	150K
描述
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LS109D 数据手册

SN54/74LS109A

DUAL JK POSITIVE

EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS109A consists of two high speed completely independent

transition clocked JK flip-flops. The clocking operation is independent of rise

and fall times of the clock waveform. The JK design allows operation as a D

flip-flop by simply connecting the J and K pins together.

DUAL JK POSITIVE

EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY

LOGIC DIAGRAM

J SUFFIX

CERAMIC

CASE 620-09

N SUFFIX

PLASTIC

CASE 648-08

D SUFFIX

SOIC

CASE 751B-03

MODE SELECT — TRUTH TABLE

INPUTS

OUTPUTS

OPERATING MODE

ORDERING INFORMATION

SN54LSXXXJ Ceramic

SN74LSXXXN Plastic

SN74LSXXXD SOIC

Set

Reset (Clear)

*Undetermined

Load “1” (Set)

Hold

Toggle

Load “0” (Reset)

LOGIC SYMBOL

* BothoutputswillbeHIGHwhilebothS andC areLOW,buttheoutputstates

are unpredictable if S and C go HIGH simultaneously.

H, h = HIGH Voltage Level

L, I = LOW Voltage Level

X = Don’t Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output)

l, h (q) = one set-up time prior to the LOW to HIGH clock transition.

FAST AND LS TTL DATA

5-181

12 3 4

中文翻译

下载PDF

与SN74LS109D相关器件

型号	品牌	获取价格	描述	数据表
SN74LS109N	MOTOROLA	获取价格	DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
SN74LS109N	ROCHESTER	获取价格	J-Kbar Flip-Flop
SN74LS109N	TI	获取价格	IC,FLIP-FLOP,DUAL,J/K TYPE,LS-TTL,DIP,16PIN,PLASTIC
SN74LS109NP3	TI	获取价格	IC,FLIP-FLOP,DUAL,J/K TYPE,LS-TTL,DIP,16PIN,PLASTIC
SN74LS109NP3	ROCHESTER	获取价格	J-Kbar Flip-Flop
SN74LS10D	TI	获取价格	TRIPLE 3-INPUT POSITIVE-NAND GATES
SN74LS10D	MOTOROLA	获取价格	TRIPLE 3-INPUT NAND GATE
SN74LS10D	ONSEMI	获取价格	TRIPLE 3-INPUT NAND GATE
SN74LS10D3	TI	获取价格	IC,LOGIC GATE,3 3-INPUT NAND,LS-TTL,SOP,14PIN,PLASTIC
SN74LS10DR	TI	获取价格	TRIPLE 3-INPUT POSITIVE-NAND GATES