5秒后页面跳转
SN74HC109DT PDF预览

SN74HC109DT

更新时间: 2024-02-04 06:25:50
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
14页 500K
描述
HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16

SN74HC109DT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.12
其他特性:DUMMY VAL系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:J-KBAR FLIP-FLOP最大频率@ Nom-Sup:25000000 Hz
最大I(ol):0.004 A湿度敏感等级:1
位数:2功能数量:2
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):220 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:29 MHz
Base Number Matches:1

SN74HC109DT 数据手册

 浏览型号SN74HC109DT的Datasheet PDF文件第2页浏览型号SN74HC109DT的Datasheet PDF文件第3页浏览型号SN74HC109DT的Datasheet PDF文件第4页浏览型号SN74HC109DT的Datasheet PDF文件第5页浏览型号SN74HC109DT的Datasheet PDF文件第6页浏览型号SN74HC109DT的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅ ꢆ ꢇꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢆ ꢇꢈ  
ꢋꢌꢍ ꢎ ꢏ ꢐꢑ ꢒꢓ ꢀꢔ ꢕ ꢔꢖꢗ ꢐꢗꢋꢘ ꢗꢐꢕ ꢙꢔ ꢘ ꢘ ꢗꢙ ꢗ ꢋ  
ꢚ ꢎꢔ ꢒꢐꢚ ꢎ ꢓ ꢒꢀ ꢛ ꢔꢕ ꢄ ꢅꢎ ꢗꢍꢙ ꢍꢁꢋ ꢒ ꢙꢗ ꢀ ꢗꢕ  
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003  
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
D
D
D
Low Power Consumption, 40-µA Max I  
Typical t = 12 ns  
pd  
4-mA Output Drive at 5 V  
CC  
Low Input Current of 1 µA Max  
High-Current Outputs Drive Up To  
10 LSTTL Loads  
SN54HC109 . . . J OR W PACKAGE  
SN74HC109 . . . D, N, OR NS PACKAGE  
(TOP VIEW)  
SN54HC109 . . . FK PACKAGE  
(TOP VIEW)  
1CLR  
1J  
V
CC  
15 2CLR  
14 2J  
1
2
3
4
5
6
7
8
16  
3
2
1 20 19  
18  
1K  
1K  
1CLK  
NC  
4
5
6
7
8
2J  
13  
12  
11  
10  
9
1CLK  
1PRE  
1Q  
2K  
17  
16  
15  
14  
2K  
2CLK  
2PRE  
2Q  
NC  
1PRE  
1Q  
2CLK  
2PRE  
1Q  
9 10 11 12 13  
GND  
2Q  
NC − No internal connection  
description/ordering information  
These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE)  
or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR  
are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs  
on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not related  
directly to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be  
changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by  
grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 40  
Reel of 2500  
Reel of 250  
Reel of 2000  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC109N  
SN74HC109D  
SN74HC109DR  
SN74HC109DT  
SN74HC109NSR  
SNJ54HC109J  
SNJ54HC109W  
SNJ54HC109FK  
SN74HC109N  
−40°C to 85°C  
HC109  
SOP − NS  
CDIP − J  
HC109  
SNJ54HC109J  
SNJ54HC109W  
SNJ54HC109FK  
−55°C to 125°C  
CFP − W  
LCCC − FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢓ ꢝ ꢨ ꢠ ꢟꢫ ꢦꢥ ꢣꢤ ꢥꢟ ꢡꢨ ꢪꢜ ꢢꢝ ꢣ ꢣꢟ ꢲꢔ ꢎꢐ ꢒꢙ ꢚ ꢐꢳꢴꢂ ꢳꢂꢉ ꢢꢪꢪ ꢨꢢ ꢠ ꢢ ꢡꢧ ꢣꢧꢠ ꢤ ꢢ ꢠ ꢧ ꢣꢧ ꢤꢣꢧ ꢫ  
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
ꢦ ꢝꢪ ꢧꢤꢤ ꢟ ꢣꢭꢧ ꢠ ꢯꢜ ꢤꢧ ꢝ ꢟꢣꢧ ꢫꢬ ꢓ ꢝ ꢢꢪ ꢪ ꢟ ꢣꢭꢧ ꢠ ꢨꢠ ꢟ ꢫꢦꢥ ꢣꢤ ꢉ ꢨꢠ ꢟ ꢫꢦꢥ ꢣꢜꢟ ꢝ  
ꢟꢥ  
ꢪꢰ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74HC109DT 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC109DRG4 TI

完全替代

具有清零和预置端的双路负边沿触发式 J-K 触发器 | D | 16 | -40 to 8
SN74HC109DRE4 TI

完全替代

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16,
SN74HC109DG4 TI

完全替代

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16,

与SN74HC109DT相关器件

型号 品牌 获取价格 描述 数据表
SN74HC109DTE4 ROCHESTER

获取价格

J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Outp
SN74HC109DTE4 TI

获取价格

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16,
SN74HC109DTG4 ROCHESTER

获取价格

J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Outp
SN74HC109FH TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,LLCC,20PIN,CERAMIC
SN74HC109FHP4 TI

获取价格

IC IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,LLCC,20PIN,CERAMIC, FF/Latch
SN74HC109FN ROCHESTER

获取价格

J-Kbar Flip-Flop
SN74HC109J TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,CERAMIC
SN74HC109J4 TI

获取价格

IC IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,CERAMIC, FF/Latch
SN74HC109N TI

获取价格

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC109N-00 TI

获取价格

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16