生命周期: | Obsolete | 包装说明: | DIP, |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.72 | Is Samacsys: | N |
系列: | HC/UH | JESD-30 代码: | R-PDIP-T14 |
长度: | 19.305 mm | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | AND GATE | 功能数量: | 4 |
输入次数: | 2 | 端子数量: | 14 |
最高工作温度: | 85 °C | 最低工作温度: | -40 °C |
输出特性: | OPEN-DRAIN | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | DIP | 封装形状: | RECTANGULAR |
封装形式: | IN-LINE | 传播延迟(tpd): | 25 ns |
认证状态: | Not Qualified | 座面最大高度: | 5.08 mm |
最大供电电压 (Vsup): | 6 V | 最小供电电压 (Vsup): | 2 V |
标称供电电压 (Vsup): | 5 V | 表面贴装: | NO |
技术: | CMOS | 温度等级: | INDUSTRIAL |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | 宽度: | 7.62 mm |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SN74HC09N3 | TI |
获取价格 |
SN74HC09N3 | |
SN74HC09NP3 | TI |
获取价格 |
SN74HC09NP3 | |
SN74HC10 | TI |
获取价格 |
TRIPLE 3-INPUT POSITIVE-NAND GATES | |
SN74HC107D-00 | TI |
获取价格 |
HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 | |
SN74HC107D-TR | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,SOP,14PIN,PLASTIC | |
SN74HC107N-00 | TI |
获取价格 |
HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 | |
SN74HC107N3 | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,14PIN,PLASTIC | |
SN74HC109 | TI |
获取价格 |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN74HC109D | TI |
获取价格 |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN74HC109D-00 | TI |
获取价格 |
HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |