ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢇ ꢈ ꢊꢅꢋ ꢆ ꢌ ꢍꢆ ꢅꢎꢀ ꢀ ꢏꢋ ꢆꢄ
ꢃ
ꢃ
ꢄ
ꢐ
ꢁ
ꢑ
ꢊ
ꢒ
ꢅ
ꢎ
ꢀ
ꢀ
ꢏ
ꢋ
ꢆꢄ
ꢐ
ꢏ
ꢋ
ꢆ
ꢐ
ꢓ
ꢉ
ꢊ
ꢒ
ꢎ
ꢁ
ꢔ
ꢍ
ꢕ
ꢀ
ꢐ
ꢖ
ꢖ
ꢆ
ꢗ
ꢕ
ꢖ
ꢆ
ꢍ
ꢄ
ꢆ
ꢋ
ꢖ
SCDS134A − SEPTEMBER 2003 − REVISED OCTOBER 2003
DGG, DGV, OR DL PACKAGE
(TOP VIEW)
D
D
D
D
D
Member of the Texas Instruments
Widebus Family
Undershoot Protection for Off-Isolation on
A and B Ports Up To −2 V
1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1OE
1B1
1B2
GND
1B3
1B4
2OE
1A1
1A2
GND
1A3
1A4
2
Bidirectional Data Flow, With Near-Zero
Propagation Delay
3
4
Low ON-State Resistance (r
)
5
on
Characteristics (r = 3 Ω Typical)
6
on
7
V
V
Low Input/Output Capacitance Minimizes
Loading and Signal Distortion
CC
CC
8
2B1
2B2
GND
2B3
2B4
3B1
3B2
GND
3B3
3B4
2A1
2A2
GND
2A3
2A4
3A1
3A2
GND
3A3
3A4
9
(C
= 5.5 pF Typical)
io(OFF)
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
D
D
Data and Control Inputs Provide
Undershoot Clamp Diodes
Low Power Consumption
(I
= 3 µA Max)
CC
D
V
Operating Range From 4 V to 5.5 V
CC
D
Data I/Os Support 0 to 5-V Signaling Levels
(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
V
V
D
D
D
D
Control Inputs Can Be Driven by TTL or
5-V/3.3-V CMOS Outputs
CC
CC
4B1
4B2
GND
4B3
4B4
4A1
4A2
GND
4A3
4A4
3OE
I
Supports Partial-Power-Down Mode
off
Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
4OE
ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
− 1000-V Charged-Device Model (C101)
D
Supports Both Digital and Analog
Applications: PCI Interface, Memory
Interleaving, Bus Isolation, Low-Distortion
Signal Gating
description/ordering information
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube
SN74CBT16244CDL
SSOP − DL
CBT16244C
Tape and reel
Tube
SN74CBT16244CDLR
SN74CBT16244CDGG
SN74CBT16244CDGGR
SN74CBT16244CDGVR
−40°C to 85°C
TSSOP − DGG
TVSOP − DGV
CBT16244C
CY244C
Tape and reel
Tape and reel
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
ꢗ
ꢗ
ꢕ
ꢖ
ꢨ
ꢔ
ꢣ
ꢎ
ꢄ
ꢡ
ꢆ
ꢢ
ꢋ
ꢜ
ꢖ
ꢚ
ꢁ
ꢛ
ꢔ
ꢘ
ꢆ
ꢘ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢆꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 2003, Texas Instruments Incorporated
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢋ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢗ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265