5秒后页面跳转
SN74BCT29844DWR PDF预览

SN74BCT29844DWR

更新时间: 2024-11-14 12:58:47
品牌 Logo 应用领域
德州仪器 - TI 锁存器
页数 文件大小 规格书
6页 99K
描述
暂无描述

SN74BCT29844DWR 数据手册

 浏览型号SN74BCT29844DWR的Datasheet PDF文件第2页浏览型号SN74BCT29844DWR的Datasheet PDF文件第3页浏览型号SN74BCT29844DWR的Datasheet PDF文件第4页浏览型号SN74BCT29844DWR的Datasheet PDF文件第5页浏览型号SN74BCT29844DWR的Datasheet PDF文件第6页 
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢃꢃ  
ꢈ ꢊꢄꢋ ꢆꢌ ꢄꢍꢀ ꢊꢋꢁꢆ ꢎꢏ ꢐꢑꢅꢎ ꢌꢒꢊꢆ ꢓꢔ ꢎ ꢌꢕ ꢑꢆꢅ ꢖ  
ꢗ ꢋꢆ ꢖꢌ ꢘ ꢊꢀꢆꢑꢆ ꢎꢌ ꢙꢍ ꢆꢔ ꢍꢆ ꢀ  
SCBS077A − SEPTEMBER 1991 − REVISED NOVEMBER 1993  
DW OR NT PACKAGE  
(TOP VIEW)  
State-of-the-Art BiCMOS Design  
Significantly Reduces I  
CCZ  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1
2
3
4
5
6
7
8
9
24  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 PRE  
13 LE  
Package Options Include Plastic  
Small-Outline (DW) Packages and Standard  
Plastic 300-mil DIPs (NT)  
description  
The SN74BCT29844 features 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. It is particularly  
suitable for implementing wider buffer registers,  
I/O ports, bidirectional bus drivers with parity, and  
working registers.  
9D 10  
CLR 11  
GND 12  
The nine latches are transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs are  
complementary to the inverting data (D) inputs.  
A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high  
or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without  
need for interface or pull-up components.  
The output enable (OE) does not affect the internal operation of the flip-flops. Old data can be retained or new  
data can be entered while the outputs are in the high-impedance state.  
The SN74BCT29844 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
OUTPUT  
Q
PRE  
L
CLR  
X
OE  
L
LE  
X
D
X
X
L
H
L
H
L
L
X
H
H
L
H
H
L
H
L
H
H
L
H
X
X
H
H
L
Q
0
X
X
H
X
Z
ꢆꢥ  
Copyright 1993, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74BCT29844DWR相关器件

型号 品牌 获取价格 描述 数据表
SN74BCT29844NT TI

获取价格

9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OURPUTS
SN74BCT29844NT-10 TI

获取价格

BCT/FBT SERIES, 9-BIT DRIVER, INVERTED OUTPUT, PDIP24
SN74BCT29845DW-00 TI

获取价格

BCT/FBT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24
SN74BCT29846 TI

获取价格

8-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74BCT29846DW TI

获取价格

IC,LATCH,SINGLE,8-BIT,BICMOS-TTL,SOP,24PIN,PLASTIC
SN74BCT29846DW-00 TI

获取价格

BCT/FBT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO24
SN74BCT29846NT ROCHESTER

获取价格

Bus Driver, BCT/FBT Series, 1-Func, 8-Bit, Inverted Output, BICMOS, PDIP24, 0.300 INCH, PL
SN74BCT29846NT TI

获取价格

8-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74BCT29846NT-10 TI

获取价格

BCT/FBT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP24
SN74BCT29853 TI

获取价格

8-BIT TO 9-BIT PARITY BUS TRANSCEIVER