ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢇ
ꢊ
ꢋ
ꢌ
ꢀ
ꢁ
ꢍ
ꢉ ꢎꢄꢏ ꢆꢌ ꢄꢐꢀ ꢎꢏꢁꢆ ꢑꢒꢓꢔꢅꢑ ꢌꢓ ꢕꢏ ꢖ ꢎꢓ ꢕꢗ ꢖ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢇ
ꢊ
ꢀ
ꢀ
ꢌ
ꢘ
ꢏ
ꢆ
ꢙ
ꢌ
ꢚ
ꢎ
ꢀ
ꢆ
ꢔ
ꢆ
ꢑ
ꢌ
ꢗ
ꢐ
ꢆ
ꢖ
ꢐ
ꢆ
SCBS076A − NOVEMBER 1991 − REVISED NOVEMBER 1993
SN54BCT29826 . . . JT OR W PACKAGE
SN74BCT29826 . . . DW OR NT PACKAGE
(TOP VIEW)
• State-of-the-Art BiCMOS Design
Significantly Reduces I
CCZ
• ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015; Exceeds
200 V Using Machine Model (C = 200 pF,
R = 0)
OE1
OE2
1D
2D
3D
4D
5D
6D
7D
V
CC
1
2
3
4
5
6
7
8
9
24
23
22
21
20
19
18
17
16
OE3
1Q
2Q
3Q
4Q
5Q
6Q
7Q
• 3-State Inverting Buffer-Type Outputs Drive
Bus Lines Directly
• Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic Chip
Carriers (FK) and Flatpacks (W), and
Standard Plastic and Ceramic 300-mil DIPs
(JT, NT)
8D 10
15 8Q
CLR
GND
CLKEN
CLK
11
12
14
13
description
These 8-bit bus-interface flip-flops feature 3-state
outputs designed specifically for driving highly
capacitive or relatively low-impedance loads.
They are particularly suitable for implementing
wider buffer registers, I/O ports, bidirectional bus
drivers with parity, and working registers.
SN54BCT29826 . . . FK PACKAGE
(TOP VIEW)
4
3
2
1 28 27 26
25
5
6
7
8
9
The eight flip-flops are edge-triggered D-type
flip-flops. With the clock-enable (CLKEN) input
low, the device enters data on the low-to-high
transition of the clock. Taking CLKEN high
disables the clock buffer, thus latching the outputs.
Taking the clear (CLR) input low causes the eight
Q outputs to go low independently of the clock.
2Q
3Q
4Q
2D
3D
4D
NC
5D
6D
7D
24
23
22 NC
21 5Q
20 6Q
19 7Q
10
11
12 13 14 15 16 17 18
Buffered output-enable (OE1, OE2, or OE3)
inputs can be used to place the eight outputs in
either a normal logic state (high or low) or a
high-impedance state. In the high-impedance
state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and
increased drive provide the capability to drive bus
lines without need for interface or pullup
components.
NC − No internal connection
The output-enable inputs do not affect the internal
operation of the flip-flops. Old data can be retained
or new data can be entered while the outputs are
in the high-impedance state.
The SN54BCT29826 is characterized for opera-
tion over the full military temperature range of
−55°C to 125°C. The SN74BCT29826 is
characterized for operation from 0°C to 70°C.
ꢖ
ꢖ
ꢒ
ꢗ
ꢫ
ꢛ
ꢦ
ꢐ
ꢅ
ꢤ
ꢆ
ꢥ
ꢏ
ꢟ
ꢗ
ꢝ
ꢁ
ꢞ
ꢛ
ꢔ
ꢆ
ꢔ
ꢜ
ꢝ
ꢧ
ꢞ
ꢟ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢣ
ꢣ
ꢜ
ꢜ
ꢟ
ꢟ
ꢝ
ꢝ
ꢜ
ꢤ
ꢤ
ꢨ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢟ
ꢞ
ꢨ
ꢆꢧ
ꢦ
ꢩ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢣ
ꢣ
ꢧ
ꢤ
ꢬ
Copyright 1993, Texas Instruments Incorporated
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢮ
ꢢ
ꢏ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢢ
ꢠ
ꢫ
ꢯ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ
ꢠ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢖ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢜ
ꢟ
ꢝ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
2−1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443