5秒后页面跳转
SN74BCT29825DWRG4 PDF预览

SN74BCT29825DWRG4

更新时间: 2024-11-14 20:39:47
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
7页 95K
描述
BCT/FBT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24

SN74BCT29825DWRG4 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:SOP, SOP24,.4Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.65
其他特性:WITH CLEAR AND CLOCK ENABLE; WITH TRIPLE OUTPUT ENABLE系列:BCT/FBT
JESD-30 代码:R-PDSO-G24长度:15.4 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:125000000 Hz最大I(ol):0.048 A
位数:8功能数量:1
端口数量:2端子数量:24
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP24,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):40 mAProp。Delay @ Nom-Sup:9 ns
传播延迟(tpd):8.4 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.5 mm
Base Number Matches:1

SN74BCT29825DWRG4 数据手册

 浏览型号SN74BCT29825DWRG4的Datasheet PDF文件第2页浏览型号SN74BCT29825DWRG4的Datasheet PDF文件第3页浏览型号SN74BCT29825DWRG4的Datasheet PDF文件第4页浏览型号SN74BCT29825DWRG4的Datasheet PDF文件第5页浏览型号SN74BCT29825DWRG4的Datasheet PDF文件第6页浏览型号SN74BCT29825DWRG4的Datasheet PDF文件第7页 
ꢉ ꢍꢄꢎ ꢆꢋ ꢄꢏꢀ ꢍꢎꢁꢆ ꢐꢑꢒꢓꢅꢐ ꢋꢒ ꢔꢎ ꢕ ꢍꢒ ꢔꢖ ꢕ  
SCBS075A − SEPTEMBER 1991 − REVISED NOVEMBER 1993  
SN54BCT29825 . . . JT OR W PACKAGE  
SN74BCT29825 . . . DW OR NT PACKAGE  
(TOP VIEW)  
State-of-the-Art BiCMOS Design  
Significantly Reduces I  
CCZ  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model (C = 200 pF,  
R = 0)  
OE1  
OE2  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
V
CC  
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
20  
19  
18  
17  
16  
OE3  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
3-State Buffer-Type Outputs Drive Bus  
Lines Directly  
Package Options Include Plastic  
Small-Outline Packages (DW), Ceramic Chip  
Carriers (FK) and Flatpacks (W), and  
Standard Plastic and Ceramic 300-mil DIPs  
(JT, NT)  
8D 10  
15 8Q  
CLR  
GND  
CLKEN  
CLK  
11  
12  
14  
13  
description  
These 8-bit bus-interface flip-flops feature 3-state  
outputs designed specifically for driving highly  
capacitive or relatively low-impedance loads.  
They are particularly suitable for implementing  
wider buffer registers, I/O ports, bidirectional bus  
drivers with parity, and working registers.  
SN54BCT29825 . . . FK PACKAGE  
(TOP VIEW)  
4
3
2
1 28 27 26  
25  
5
6
7
8
9
The eight flip-flops are edge-triggered D-type  
flip-flops. With the clock-enable (CLKEN) input  
low, the device enters data on the low-to-high  
transition of the clock. Taking CLKEN high  
disables the clock buffer, thus latching the outputs.  
Taking the clear (CLR) input low causes the eight  
Q outputs to go low independently of the clock.  
2Q  
3Q  
4Q  
2D  
3D  
4D  
NC  
5D  
6D  
7D  
24  
23  
22 NC  
21 5Q  
20 6Q  
19 7Q  
10  
11  
12 13 14 15 16 17 18  
Buffered output-enable (OE1, OE2, or OE3)  
inputs can be used to place the eight outputs in  
either a normal logic state (high or low) or a  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines without need for interface or pullup  
components.  
NC − No internal connection  
The output-enable inputs do not affect the internal  
operation of the flip-flops. Old data can be retained  
or new data can be entered while the outputs are  
in the high-impedance state.  
The SN54BCT29825 is characterized for opera-  
tion over the full military temperature range of  
−55°C to 125°C. The SN74BCT29825 is  
characterized for operation from 0°C to 70°C.  
ꢕꢑ ꢖ ꢛꢏ ꢅ ꢆꢎ ꢖꢁ ꢛ ꢓꢆꢓ ꢜꢝ ꢞ ꢟꢠ ꢡꢢ ꢣꢜꢟ ꢝ ꢜꢤ ꢥꢦ ꢠ ꢠ ꢧꢝꢣ ꢢꢤ ꢟꢞ ꢨꢦꢩ ꢪꢜꢥ ꢢꢣ ꢜꢟꢝ ꢫꢢ ꢣꢧ ꢬ  
ꢕꢠ ꢟ ꢫꢦꢥ ꢣ ꢤ ꢥ ꢟꢝ ꢞꢟ ꢠ ꢡ ꢣ ꢟ ꢤ ꢨꢧ ꢥ ꢜꢞ ꢜꢥꢢ ꢣꢜ ꢟꢝꢤ ꢨꢧ ꢠ ꢣꢭ ꢧ ꢣꢧ ꢠ ꢡꢤ ꢟꢞ ꢆꢧꢮ ꢢꢤ ꢎꢝꢤ ꢣꢠ ꢦꢡ ꢧꢝꢣ ꢤ  
ꢤ ꢣ ꢢ ꢝꢫ ꢢ ꢠꢫ ꢯ ꢢ ꢠꢠ ꢢ ꢝ ꢣꢰꢬ ꢕꢠ ꢟ ꢫꢦꢥ ꢣꢜꢟꢝ ꢨꢠ ꢟꢥ ꢧꢤ ꢤꢜ ꢝꢱ ꢫꢟꢧ ꢤ ꢝꢟꢣ ꢝꢧ ꢥꢧ ꢤꢤ ꢢꢠ ꢜꢪ ꢰ ꢜꢝꢥ ꢪꢦꢫ ꢧ  
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
Copyright 1993, Texas Instruments Incorporated  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74BCT29825DWRG4相关器件

型号 品牌 获取价格 描述 数据表
SN74BCT29825NT TI

获取价格

Octal Bus Interface Flip-Flops With 3-State Outputs 24-PDIP 0 to 70
SN74BCT29825NTE4 TI

获取价格

BCT/FBT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP24
SN74BCT29826 TI

获取价格

8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74BCT29826DW TI

获取价格

Octal Bus Interface Flip-Flops 24-SOIC 0 to 70
SN74BCT29826DWR TI

获取价格

Octal Bus Interface Flip-Flops 0-SOIC 0 to 70
SN74BCT29826NT TI

获取价格

Octal Bus Interface Flip-Flops 24-PDIP 0 to 70
SN74BCT29827ADW TI

获取价格

10-Bit Buffers/Drivers With 3-State Outputs 24-SOIC 0 to 70
SN74BCT29827ADW-00 TI

获取价格

BCT/FBT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24
SN74BCT29827ADWR TI

获取价格

BCT/FBT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24
SN74BCT29827AFN TI

获取价格

BCT/FBT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PQCC28