ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢃꢊ
ꢇ ꢋꢌꢍ ꢈ ꢎꢏꢄ ꢐꢋꢀ ꢏꢑꢑꢐꢒ ꢌꢏꢀ ꢈ ꢓꢄꢁꢀ ꢆꢔ ꢍ ꢅꢔ ꢓ
ꢕ
ꢍ
ꢈ
ꢖ
ꢆ
ꢗ
ꢁ
ꢘ
ꢍ
ꢙ
ꢏ
ꢓ
ꢄ
ꢌ
ꢐ
ꢔ
ꢅ
ꢗ
ꢐ
ꢈ
ꢄ
ꢙ
ꢔ
ꢈ
ꢓ
ꢄ
ꢁ
ꢀ
ꢐ
ꢄ
ꢈ
ꢍ
ꢗ
ꢁ
ꢄ
ꢁ
ꢎ
ꢚ
ꢋ
ꢀ
ꢈ
ꢄ
ꢈ
ꢔ
ꢗ
ꢏ
ꢈ
ꢑ
ꢏ
ꢈ
ꢀ
SCES517E − DECEMBER 2003 − REVISED OCTOBER 2004
D
D
Control Inputs V /V Levels Are
D
Max Data Rates:
− 170 Mbps (1.2 V 3 (V
− 320 Mbps (1.8 V 3 (V
IH IL
Referenced to V
Voltage
or V
or V
) 3 3.3 V)
) 3 3.3 V)
CCA
CCA
CCA
CCB
CCB
V
Isolation Feature − If Either V
Input
CC
CC
Is at GND, All I/O Ports Are in the
High-Impedance State
D
D
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D
D
I
Supports Partial-Power-Down Mode
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
off
Operation
Fully Configurable Dual-Rail Design Allows
Each Port to Operate Over the Full 1.4-V to
3.6-V Power-Supply Range
− 1000-V Charged-Device Model (C101)
D
I/Os Are 4.6-V Tolerant
DGV OR PW PACKAGE
(TOP VIEW)
RHL PACKAGE
(TOP VIEW)
1
24
23
22
21
20
19
18
17
16
15
14
13
V
V
V
CCA
DIR
CCB
CCB
2
1
24
3
A1
A2
A3
A4
A5
A6
A7
A8
OE
B1
B2
B3
B4
B5
B6
B7
B8
GND
23
22
21
20
19
18
17
16
15
14
2
V
CCB
DIR
A1
A2
A3
A4
A5
A6
A7
A8
4
3
OE
B1
B2
B3
B4
B5
B6
B7
B8
5
4
6
5
7
6
8
7
9
8
10
11
12
9
GND
GND
10
11
GND
12
13
description/ordering information
This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC8T245
is optimized to operate with V /V set at 1.4 V to 3.6 V. It is operational with V /V as low as 1.2 V.
CCA CCB
CCA CCA
CCA CCB
The A port is designed to track V
. V
accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed
to track V
. V
accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage
bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
CCB CCB
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
QFN − RHL
Tape and reel SN74AVC8T245RHLR
Tube SN74AVC8T245PW
WE245
−40°C to 85°C
TSSOP − PW
TVSOP − DGV
WE245
WE245
Tape and reel SN74AVC8T245PWR
Tape and reel SN74AVC8T245DGVR
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢑ
ꢑ
ꢓ
ꢗ
ꢪ
ꢎ
ꢥ
ꢏ
ꢆ
ꢣ
ꢈ
ꢤ
ꢍ
ꢞ
ꢗ
ꢜ
ꢁ
ꢝ
ꢎ
ꢄ
ꢈ
ꢄ
ꢛ
ꢜ
ꢦ
ꢝ
ꢞ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢢ
ꢢ
ꢛ
ꢛ
ꢞ
ꢞ
ꢜ
ꢜ
ꢛ
ꢣ
ꢣ
ꢧ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢞ
ꢝ
ꢧ
ꢈꢦ
ꢥ
ꢨ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢢ
ꢢ
ꢦ
ꢣ
ꢫ
Copyright 2004, Texas Instruments Incorporated
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢬ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢭ
ꢡ
ꢍ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢡ
ꢟ
ꢪ
ꢮ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ
ꢟ
ꢟ
ꢡ
ꢜ
ꢢ
ꢯ
ꢫ
ꢑ
ꢟ
ꢞ
ꢪ
ꢥ
ꢤ
ꢢ
ꢛ
ꢞ
ꢜ
ꢧ
ꢟ
ꢞ
ꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢯ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265