ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢄꢇ ꢈꢃ ꢉꢃ ꢊ
ꢇ ꢈ ꢋꢌꢍ ꢎ ꢏꢐꢄ ꢑꢋꢀ ꢐꢒꢒꢑꢓ ꢌꢐꢀ ꢎ ꢔꢄꢁꢀ ꢆꢕ ꢍ ꢅꢕ ꢔ
ꢖ
ꢍ
ꢎ
ꢗ
ꢆ
ꢘ
ꢁ
ꢙ
ꢍ
ꢚ
ꢐ
ꢔ
ꢄ
ꢌ
ꢑ
ꢕ
ꢅ
ꢘ
ꢑ
ꢎ
ꢄ
ꢚ
ꢕ
ꢎ
ꢔ
ꢄ
ꢁ
ꢀ
ꢑ
ꢄ
ꢎ
ꢍ
ꢘ
ꢁ
ꢄ
ꢁ
ꢏ
ꢛ
ꢋ
ꢀ
ꢎ
ꢄ
ꢎ
ꢕ
ꢘ
ꢐ
ꢎ
ꢒ
ꢐ
ꢎ
ꢀ
SCES395A − JULY 2002 − REVISED MAY 2004
D
D
Member of the Texas Instruments
Widebus Family
DOC Circuitry Dynamically Changes
Output Impedance, Resulting in Noise
D
D
I
Supports Partial-Power-Down Mode
off
Operation
Fully Configurable Dual-Rail Design Allows
Each Port to Operate Over the Full 1.4-V to
3.6-V Power-Supply Range
Reduction Without Speed Degradation
Dynamic Drive Capability Is Equivalent to
Standard Outputs With I and I of
D
D
D
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
OH
OL
24 mA at 2.5-V V
CC
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
D
D
D
Control Inputs V /V Levels are
IH IL
CCA
Referenced to V
Voltage
− 1000-V Charged-Device Model (C101)
If Either V
Are in the High-Impedance State
Input Is at GND, Both Ports
CC
Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
description/ordering information
This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The
A-port is designed to track V . V accepts any supply voltage from 1.4 V to 3.6 V. The B-port is designed
CCA CCA
to track V
. V
accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage
CCB CCB
bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
The SN74AVCA164245 is designed for asynchronous communication between data buses. The device
transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the
direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are
effectively isolated.
The SN74AVCA164245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V
.
CCA
To ensure the high-impedance state during power up or power down, OE should be tied to V
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
through a pullup
CCA
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,
off
off
preventing damaging current backflow through the device when it is powered down. If either V
then both ports are in the high-impedance state.
input is at GND,
CC
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
TSSOP − DGG Tape and reel SN74AVCA164245GR
AVCA164245
WA4245
TVSOP − DGV
VFBGA − GQL
Tape and reel SN74AVCA164245VR
Tape and reel SN74AVCA164245KR
−40°C to 85°C
WA4245
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DOC and Widebus are trademarks of Texas Instruments.
ꢒ
ꢒ
ꢔ
ꢘ
ꢫ
ꢏ
ꢦ
ꢐ
ꢆ
ꢤ
ꢎ
ꢥ
ꢍ
ꢟ
ꢘ
ꢝ
ꢁ
ꢞ
ꢏ
ꢄ
ꢎ
ꢄ
ꢜ
ꢝ
ꢧ
ꢞ
ꢟ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢣ
ꢣ
ꢜ
ꢜ
ꢟ
ꢟ
ꢝ
ꢝ
ꢜ
ꢤ
ꢤ
ꢨ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢟ
ꢞ
ꢨ
ꢎꢧ
ꢦ
ꢩ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢣ
ꢣ
ꢧ
ꢤ
ꢬ
Copyright 2004, Texas Instruments Incorporated
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢮ
ꢢ
ꢍ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢢ
ꢠ
ꢫ
ꢯ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ
ꢠ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢒ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢜ
ꢟ
ꢝ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265