5秒后页面跳转
捷配首页

Datasheet > SN74ALS561ANE4
SN74ALS561ANE4 PDF预览

SN74ALS561ANE4

更新时间： 2024-11-05 02:58:39
品牌 Logo 应用领域
德州仪器 - TI 输入元件光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
9页 156K
描述
SYNCHRONOUS 4-BIT COUNTERS

阅读下载

中文翻译

获取价格

SN74ALS561ANE4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：DIP
包装说明：DIP, DIP20,.3针数：16
Reach Compliance Code：compliantHTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：5.49
其他特性：TCO OUTPUT; COUNT ENABLE INPUTS计数方向：UP
系列：ALSJESD-30 代码：R-PDIP-T20
JESD-609代码：e4长度：24.33 mm
负载电容（CL）：50 pF负载/预设输入：YES
逻辑集成电路类型：BINARY COUNTER最大频率@ Nom-Sup：30000000 Hz
最大I（ol）：0.024 A工作模式：SYNCHRONOUS
位数：4功能数量：1
端子数量：20最高工作温度：70 °C
最低工作温度：输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP20,.3封装形状：RECTANGULAR
封装形式：IN-LINE包装方法：TUBE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
最大电源电流（ICC）：36 mAProp。Delay @ Nom-Sup：29 ns
传播延迟（tpd）：18 ns认证状态：Not Qualified
座面最大高度：5.08 mm子类别：Counters
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：TTL温度等级：COMMERCIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：6.35 mm最小 fmax：30 MHz
Base Number Matches：1

SN74ALS561ANE4 数据手册

 浏览型号SN74ALS561ANE4的Datasheet PDF文件第2页浏览型号SN74ALS561ANE4的Datasheet PDF文件第3页浏览型号SN74ALS561ANE4的Datasheet PDF文件第4页浏览型号SN74ALS561ANE4的Datasheet PDF文件第5页浏览型号SN74ALS561ANE4的Datasheet PDF文件第6页浏览型号SN74ALS561ANE4的Datasheet PDF文件第7页 
SN54ALS561A, SN74ALS561A  
SYNCHRONOUS 4-BIT COUNTERS  
WITH 3-STATE OUTPUTS  
SDAS225A – DECEMBER 1982 – REVISED JANUARY 1995  
SN54ALS561A . . . J PACKAGE  
SN74ALS561A . . . DW OR N PACKAGE  
(TOP VIEW)  
• Carry Output for n-Bit Cascading  
• Buffer-Type Outputs Drive Bus Lines  
Directly  
• Choice of Asynchronous or Synchronous  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
ALOAD  
CLK  
A
V
CC  
Clearing and Loading  
RCO  
CCO  
OE  
• Internal Look-Ahead Circuitry for Fast  
B
C
D
Cascading  
Q
Q
Q
Q
A
B
C
D
• Package Options Include Plastic  
Small-Outline (DW) Packages, Ceramic  
Chip Carriers (FK), and Standard Plastic (N)  
and Ceramic (J) 300-mil DIPs  
ENP  
ACLR  
SCLR  
GND  
ENT  
SLOAD  
description  
These binary counters are programmable and  
offer synchronous and asynchronous clearing as  
well as synchronous and asynchronous loading.  
All synchronous functions are executed on the  
positive-going edge of the clock.  
SN54ALS561A . . . FK PACKAGE  
(TOP VIEW)  
The clear function is initiated by applying a low  
level to either asynchronous clear (ACLR) or  
synchronous clear (SCLR). ACLR (direct clear)  
overrides all other functions of the device, while  
SCLR overrides only the other synchronous  
functions. Data is loaded from the A, B, C, and D  
inputs by applying a low level to asynchronous  
load (ALOAD) or by the combination of a low level  
3
2
1
20 19  
18  
4
5
6
7
8
B
C
CCO  
OE  
17  
16  
15  
14  
D
Q
Q
Q
A
B
C
ENP  
ACLR  
9 10 11 12 13  
at synchronous load (SLOAD) and  
a
positive-going clock transition. The counting  
function is enabled only when enable P (ENP),  
enable T (ENT), ACLR, ALOAD, SCLR, and  
SLOAD are all high.  
A high level at the output-enable (OE) input forces the Q outputs into the high-impedance state, and a low level  
enables those outputs. Counting is independent of OE. ENT is fed forward to enable the ripple-carry output  
(RCO) to produce a high-level pulse while the count is maximum (15). The clocked carry output (CCO) produces  
a high-level pulse for a duration equal to that of the low level of the clock when RCO is high and the counter is  
enabled (ENP and ENT are high); otherwise, CCO is low. CCO does not have the glitches commonly associated  
with a ripple-carry output. Cascading is normally accomplished by connecting RCO or CCO of the first counter  
to ENT of the next counter. However, for very high-speed counting, RCO should be used for cascading because  
CCO does not become active until the clock returns to the low level.  
The SN54ALS561A is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74ALS561A is characterized for operation from 0°C to 70°C.  
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

SN74ALS561ANE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALS561AN TI

类似代替

 SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS

与SN74ALS561ANE4相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS561J TI

获取价格

 		IC,COUNTER,UP,4-BIT BINARY,ALS-TTL,DIP,20PIN,CERAMIC
SN74ALS561J4 TI

获取价格

 		IC,COUNTER,UP,4-BIT BINARY,ALS-TTL,DIP,20PIN,CERAMIC
SN74ALS561N1 TI

获取价格

 		IC,COUNTER,UP,4-BIT BINARY,ALS-TTL,DIP,20PIN,PLASTIC
SN74ALS561NP3 TI

获取价格

 		IC,COUNTER,UP,4-BIT BINARY,ALS-TTL,DIP,20PIN,PLASTIC
SN74ALS563 TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74ALS563ADW TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74ALS563ADW3 TI

获取价格

 		IC IC,LATCH,SINGLE,8-BIT,ALS-TTL,SOP,20PIN,PLASTIC, FF/Latch
SN74ALS563AN TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20
SN74ALS563AN3 TI

获取价格

 		ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20
SN74ALS563ANP3 TI

获取价格

 		IC IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,PLASTIC, FF/Latch

与SN74ALS561ANE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证