5秒后页面跳转
SN74ALS259D PDF预览

SN74ALS259D

更新时间: 2024-10-31 23:06:15
品牌 Logo 应用领域
德州仪器 - TI 锁存器双倍数据速率
页数 文件大小 规格书
7页 120K
描述
8-BIT ADDRESSABLE LATCHES

SN74ALS259D 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.11其他特性:1:8 DMUX FOLLOWED BY LATCH; RESET ACTIVE ONLY WHEN LATCH ENABLE IS HIGH
系列:ALSJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:D LATCH
最大I(ol):0.008 A湿度敏感等级:1
位数:1功能数量:1
端子数量:16最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TUBE
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):22 mAProp。Delay @ Nom-Sup:19 ns
传播延迟(tpd):13 ns认证状态:Not Qualified
施密特触发器:No座面最大高度:1.75 mm
子类别:FF/Latch最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:LOW LEVEL宽度:3.91 mm
Base Number Matches:1

SN74ALS259D 数据手册

 浏览型号SN74ALS259D的Datasheet PDF文件第2页浏览型号SN74ALS259D的Datasheet PDF文件第3页浏览型号SN74ALS259D的Datasheet PDF文件第4页浏览型号SN74ALS259D的Datasheet PDF文件第5页浏览型号SN74ALS259D的Datasheet PDF文件第6页浏览型号SN74ALS259D的Datasheet PDF文件第7页 
SN54ALS259, SN74ALS259  
8-BIT ADDRESSABLE LATCHES  
SDAS217A – DECEMBER 1982 – REVISED DECEMBER 1994  
SN54ALS259 . . . J PACKAGE  
SN74ALS259 . . . D OR N PACKAGE  
(TOP VIEW)  
8-Bit Parallel-Out Storage Register  
Performs Serial-to-Parallel Conversion With  
Storage  
Asynchronous Parallel Clear  
Active-High Decoder  
Enable/Disable Input Simplifies Expansion  
Expandable for n-Bit Applications  
Four Distinct Functional Modes  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
S0  
S1  
S2  
Q0  
Q1  
Q2  
Q3  
GND  
V
CC  
CLR  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
G
D
Q7  
Q6  
Q5  
Q4  
SN54ALS259 . . . FK PACKAGE  
(TOP VIEW)  
description  
These 8-bit addressable latches are designed for  
general-purpose storage applications in digital  
systems. Specific uses include working registers,  
serial-holding registers, and active-high decoders  
or demultiplexers. They are multifunctional  
devices capable of storing single-line data in eight  
addressablelatchesandbeinga1-of-8decoderor  
demultiplexer with active-high outputs.  
3
2
1 20 19  
18  
S2  
Q0  
NC  
Q1  
Q2  
G
4
5
6
7
8
17  
16  
15  
14  
D
NC  
Q7  
Q6  
9 10 11 12 13  
Four distinct modes of operation are selectable by  
controlling the clear (CLR) and enable (G) inputs  
as shown in the function table. In the  
addressable-latch mode, data at the data-in  
terminal is written into the addressed latch. The  
NC – No internal connection  
addressed latch follows the data input with all unaddressed latches remaining in their previous states. In the  
memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To  
eliminate the possibility of entering erroneous data in the latches, G should be held high (inactive) while the  
address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the  
level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address  
and data inputs.  
The SN54ALS259 is characterized for operation over the full military temperature range of 55°C to 125°C. The  
SN74ALS259 is characterized for operation from 0°C to 70°C.  
Function Tables  
FUNCTION  
OUTPUT OF  
EACH  
INPUTS  
ADDRESSED OTHER  
FUNCTION  
CLR  
G
LATCH  
OUTPUT  
H
H
L
L
H
L
D
Q
Q
Addressable latch  
Memory  
iO  
iO  
Q
iO  
D
L
8-line demultiplexer  
Clear  
L
H
L
L
D = the level at the data input.  
= the level of Q (i = Q, 1, . . . 7 as appropriate) before the indicated  
Q
iO  
i
steady-state input conditions were established.  
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74ALS259D 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALS259DG4 TI

完全替代

8-BIT ADDRESSABLE LATCHES
SN74ALS259DRE4 TI

类似代替

8-BIT ADDRESSABLE LATCHES
SN74ALS259DR TI

类似代替

8-BIT ADDRESSABLE LATCHES

与SN74ALS259D相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS259D3 TI

获取价格

IC,LATCH,SINGLE,8-BIT,ALS-TTL,SOP,16PIN,PLASTIC
SN74ALS259DE4 TI

获取价格

8-BIT ADDRESSABLE LATCHES
SN74ALS259DG4 TI

获取价格

8-BIT ADDRESSABLE LATCHES
SN74ALS259DR TI

获取价格

8-BIT ADDRESSABLE LATCHES
SN74ALS259DRE4 TI

获取价格

8-BIT ADDRESSABLE LATCHES
SN74ALS259DRG4 TI

获取价格

8-BIT ADDRESSABLE LATCHES
SN74ALS259FN TI

获取价格

IC,LATCH,SINGLE,8-BIT,ALS-TTL,LDCC,20PIN,PLASTIC
SN74ALS259FN-00 TI

获取价格

ALS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PQCC20
SN74ALS259FN3 TI

获取价格

IC,LATCH,SINGLE,8-BIT,ALS-TTL,LDCC,20PIN,PLASTIC
SN74ALS259J4 TI

获取价格

IC,LATCH,SINGLE,8-BIT,ALS-TTL,DIP,16PIN,CERAMIC